ADG417* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

DOCUMENTATION

Application Notes

• AN-1313: Configuring the AD5422 to Combine Output Current and Output Voltage to a Single Output Pin

Data Sheet

 ADG417: LC²MOS Precision Mini-DIP Analog Switch Data Sheet

REFERENCE MATERIALS

Product Selection Guide

• Switches and Multiplexers Product Selection Guide

Technical Articles

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection
- Enhanced Multiplexing for MEMS Optical Cross Connects
- Temperature monitor measures three thermal zones

DESIGN RESOURCES

- ADG417 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ADG417 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

ADG417-SPECIFICATIONS

Dual Supply¹ (V_{DD} = +15 V ± 10%, V_{SS} = -15 V ± 10%, V_L = +5 V ± 10%, GND = 0 V, unless otherwise noted)

	B Version		T Version			
Parameter	+25°C	-40°C to +85°C	+25°C	-55°C to +125°C	Units	Test Conditions/Comments
ANALOG SWITCH					Cinto	
Analog Signal Range		V _{SS} to V _{DD}		V_{SS} to V_{DD}	v	
R _{ON}	25	• 33 to • DD	25	• 55 to • DD	Ω typ	$V_{\rm D} = \pm 12.5 \text{ V}, I_{\rm S} = -10 \text{ mA}$
	35	45	35	45	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
LEAKAGE CURRENTS						$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source OFF Leakage I _S (OFF)	± 0.1		± 0.1		nA typ	$V_D = \pm 15.5 \text{ V}, V_S = \mp 15.5 \text{ V};$
	±0.25	±5	±0.25	±15	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	± 0.1		± 0.1		nA typ	$V_{\rm D} = \pm 15.5 \text{ V}, V_{\rm S} = \mp 15.5 \text{ V};$
- - · · ·	±0.25	±5	±0.25	±15	nA max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	±0.1		± 0.1		nA typ	$V_{\rm S} = V_{\rm D} = \pm 15.5 \text{ V};$
	± 0.4	±5	± 0.4	±30	nA max	Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V _{INH}		2.4		2.4	V min	
Input Low Voltage, V _{INL}		0.8		0.8	V max	
Input Current						
I _{INL} or I _{INH}		± 0.005		± 0.005	μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		± 0.5		±0.5	μA max	
DYNAMIC CHARACTERISTICS ²						
t _{on}	100		100		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
	160	200	145	200	ns max	$V_s = \pm 10 V$; Test Circuit 4
t _{OFF}	60		60		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
	100	150	100	150	ns max	$V_s = \pm 10 V$; Test Circuit 4
Charge Injection	7		7		pC typ	$V_{\rm S} = 0 \text{ V}, $
						$C_L = 10 \text{ nF}$; Test Circuit 5
OFF Isolation	80		80		dB typ	$R_L = 50 \Omega$, f = 1 MHz;
						Test Circuit 6
C _S (OFF)	6		6		pF typ	
C _D (OFF)	6		6		pF typ	
$C_D, C_S (ON)$	55		55		pF typ	
POWER REQUIREMENTS						$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
I _{DD}	0.0001		0.0001		μA typ	$V_{IN} = 0 V \text{ or } 5 V$
	1	2.5	1	2.5	μA max	
I _{SS}	0.0001		0.0001		μA typ	
	1	2.5	1	2.5	µA max	
IL	0.0001		0.0001		μA typ	$V_{L} = +5.5 V$
	1	2.5	1	2.5	μA max	

NOTES

¹Temperature ranges are as follows: B Version: -40 °C to +85 °C; T Version: -55 °C to +125 °C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

Single Supply¹ ($V_{DD} = +12 V \pm 10\%$, $V_{SS} = 0 V$, $V_L = +5 V \pm 10\%$, GND = 0 V, unless otherwise noted)

	В	Version	T Ve	ersion		
		-40°C to		-55°C to		
Parameter	+25°C	+85°C	+25°C	+125°C	Units	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range		0 to V_{DD}		0 to V_{DD}	V	
R _{ON}	40		40		Ω typ	$V_D = +3 V$, +8.5 V, $I_S = -10 mA$
		60		70	Ω max	$V_{DD} = +10.8 V$
LEAKAGE CURRENT						$V_{DD} = +13.2 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.1		±0.1		nA typ	$V_{\rm D} = 12.2 \text{ V/1 V}, V_{\rm S} = 1 \text{ V/12.2 V};$
	±0.25	±5	±0.25	±15	nA max	Test Circuit 2
Drain OFF Leakage I _D (OFF)	±0.1		±0.1		nA typ	$V_{\rm D} = 12.2 \text{ V/1 V}, V_{\rm S} = 1 \text{ V/12.2 V};$
	±0.25	±5	±0.25	±15	nA max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	±0.1		±0.1		nA typ	$V_{\rm S} = V_{\rm D} = 12.2 \text{ V/1 V};$
	± 0.4	± 5	±0.4	±30	nA max	Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V _{INH}		2.4		2.4	V min	
Input Low Voltage, V _{INL}		0.8		0.8	V max	
Input Current						
I _{INL} or I _{INH}		± 0.005		± 0.005	μA typ	$V_{IN} = V_{INL}$ or V_{INH}
		±0.5		± 0.5	μA max	
DYNAMIC CHARACTERISTICS ²						
t _{ON}	180	250	180	250	ns max	$R_L = 300 \Omega$, $C_L = 35 pF$;
						$V_s = +8 V$; Test Circuit 4
t _{OFF}	85	110	85	110	ns max	$R_L = 300 \Omega$, $C_L = 35 pF$;
						$V_s = +8 V$; Test Circuit 4
Charge Injection	11		11		pC typ	$V_{\rm S}=0~V,~R_{\rm S}=0~\Omega,$
						$C_L = 10 \text{ nF}$; Test Circuit 5
OFF Isolation	80		80		dB typ	$R_L = 50 \Omega$, $f = 1 MHz$;
C (OFF)	12		12			Test Circuit 6
$C_{\rm S}$ (OFF)	13		13		pF typ	
$C_{\rm D}$ (OFF)	13 65		13 65		pF typ	
$C_D, C_S(ON)$	0.0		0.5		pF typ	
POWER REQUIREMENTS					.	$V_{DD} = +13.2 V$
I _{DD}	0.0001		0.0001	a =	μA typ	$V_{IN} = 0 V \text{ or } 5 V$
Ŧ	1	2.5	1	2.5	μA max	
IL	0.0001	0.5	0.0001	2.5	μA typ	$V_{L} = +5.5 V$
	1	2.5	1	2.5	μA max	

NOTES

¹Temperature ranges are as follows: B Version: -40°C to +85°C; T Version: -55°C to +125°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

Table I. Truth Table


Logic	Switch Condition		
0	ON		
1	OFF		

ORDERING GUIDE

Model	Temperature Range	Package Options*	
ADG417BN	-40°C to +85°C	N-8	
ADG417BR	-40°C to +85°C	SO-8	

*N = Plastic DIP, SO = 0.15" Small Outline IC (SOIC).

PIN CONFIGURATION DIP/SOIC



ADG417

ABSOLUTE MAXIMUM RATINGS¹

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V_{DD} to V_{SS}
V_{DD} to GND0.3 V to +25 V
V_{SS} to GND+0.3 V to -25 V
V_L to GND0.3 V to V_{DD} + 0.3 V
Analog, Digital Inputs ² $V_{SS} - 2 V$ to $V_{DD} + 2 V$
or 30 mA, Whichever Occurs First
Continuous Current, S or D 30 mA
Peak Current, S or D 100 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Extended (T Version)55°C to +125°C
Storage Temperature Range65°C to +150°C
Junction Temperature 150°C

Plastic Package, Power Dissipation	. 400 mW
θ_{JA} , Thermal Impedance	100°C/W
Lead Temperature, Soldering (10 sec)	. +260°C
SOIC Package, Power Dissipation	. 400 mW
θ_{JA} , Thermal Impedance	155°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec).	. +215°C
Infrared (15 sec)	. +220°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG417 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TERMINOLOGY

TERMINOLOGY		$V_{\rm D}$ (V _S)	Analog voltage on terminals D, S.
V_{DD}	Most positive power supply potential.	C _S (OFF)	"OFF" switch source capacitance.
66	Most negative power supply potential in dual	C _D (OFF)	"OFF" switch drain capacitance.
	supplies. In single supply applications, it may be connected to GND.	$C_D, C_S(ON)$	"ON" switch capacitance.
	Logic power supply (+5 V).	t _{ON}	Delay between applying the digital control
_	Ground (0 V) reference.		input and the output switching on.
S	Source terminal. May be an input or an	t _{OFF}	Delay between applying the digital control input and the output switching off.
	output.	V _{INL}	Maximum input voltage for logic "0."
	Drain terminal. May be an input or an	V _{INH}	Minimum input voltage for logic "1."
	output.	$I_{INL} \; (I_{INH})$	Input current of the digital input.
	Logic control input.	Charge Injection	A measure of the glitch impulse transferred
ON	Ohmic resistance between D and S.		from the digital input to the analog output
0, ,	Source leakage current with the switch "OFF."	Off Isolation	during switching.
	Drain leakage current with the switch	On Isolation	A measure of unwanted signal coupling through an "OFF" channel.
	"OFF."	I _{DD}	Positive supply current.
$I_{\rm D}, I_{\rm S} \left({\rm ON} \right)$	Channel leakage current with the switch	I _{SS}	Negative supply current.
	"ON."	IL	Logic supply current.

Typical Performance Characteristics–ADG417




Figure 1. R_{ON} as a Function of V_D (V_S): Dual Supply Voltage




Figure 2. R_{ON} as a Function of V_D (V_S) for Different Temperatures




Figure 3. Leakage Currents as a Function of V_S (V_D)




Figure 4. R_{ON} as a Function of V_D (V_S): Single Supply Voltage




Figure 5. R_{ON} as a Function of V_D (V_S) for Different Temperatures




Figure 6. Leakage Currents as a Function of V_S (V_D)

ADG417




Figure 7. Supply Current vs. Input Switching Frequency







Figure 8. Switching Time vs. Power Supply


Test Circuits








Test Circuit 3. On Leakage


















Test Circuit 6. Off Isolation

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Lead Plastic DIP (N-8)



8-Lead SOIC (SO-8) (Narrow Body)

