## AD8044\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

## COMPARABLE PARTS 🖳

View a parametric search of comparable parts.

### **EVALUATION KITS**

· AD8044 Evaluation Board

### **DOCUMENTATION**

#### **Application Notes**

- AN-402: Replacing Output Clamping Op Amps with Input Clamping Amps
- AN-414: Low Cost, Low Power Devices for HDSL Applications
- AN-417: Fast Rail-to-Rail Operational Amplifiers Ease Design Constraints in Low Voltage High Speed Systems
- AN-581: Biasing and Decoupling Op Amps in Single Supply Applications

#### **Data Sheet**

• AD8044: Quad 150 MHz Rail-to-Rail Amplifier Data Sheet

#### **User Guides**

 UG-111: Universal Evaluation Board for Quad, High Speed Op Amps Offered in 14-Lead SOIC Packages

### TOOLS AND SIMULATIONS 🖳

- · Analog Filter Wizard
- · Analog Photodiode Wizard
- · Power Dissipation vs Die Temp
- VRMS/dBm/dBu/dBV calculators
- AD8044 SPICE Macro-Model

### REFERENCE MATERIALS 🖵

#### **Product Selection Guide**

High Speed Amplifiers Selection Table

#### **Tutorials**

- MT-032: Ideal Voltage Feedback (VFB) Op Amp
- MT-033: Voltage Feedback Op Amp Gain and Bandwidth
- MT-047: Op Amp Noise
- MT-048: Op Amp Noise Relationships: 1/f Noise, RMS Noise, and Equivalent Noise Bandwidth
- MT-049: Op Amp Total Output Noise Calculations for Single-Pole System
- MT-050: Op Amp Total Output Noise Calculations for Second-Order System
- MT-052: Op Amp Noise Figure: Don't Be Misled
- MT-053: Op Amp Distortion: HD, THD, THD + N, IMD, SFDR, MTPR
- MT-056: High Speed Voltage Feedback Op Amps
- MT-058: Effects of Feedback Capacitance on VFB and CFB Op Amps
- MT-059: Compensating for the Effects of Input Capacitance on VFB and CFB Op Amps Used in Current-to-Voltage Converters
- MT-060: Choosing Between Voltage Feedback and Current Feedback Op Amps

## DESIGN RESOURCES 🖵

- AD8044 Material Declaration
- · PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

## DISCUSSIONS 🖳

View all AD8044 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT 🖳

Submit a technical question or find your regional support number.



Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

# $\label{eq:AD8044-SPECIFICATIONS} \textbf{(@ T}_A = +25^{\circ}\text{C}, \textbf{V}_S = +5 \textbf{ V}, \textbf{R}_L = 2 \textbf{ k}\Omega \textbf{ to 2.5 V}, \textbf{ unless otherwise noted.)}$

		AD8044A			
Parameter	Conditions	Min	Typ	Max	Units
DYNAMIC PERFORMANCE					
-3 dB Small Signal Bandwidth, V <sub>O</sub> < 0.5 V p-p	G = +1	80	150		MHz
Bandwidth for 0.1 dB Flatness	$G = +2, R_L = 150 \Omega$		12		MHz
Slew Rate	$G = -1$ , $V_O = 4$ V Step	140	170		V/µs
Full Power Response	$V_O = 2 V p-p$		26		MHz
Settling Time to 1%	$G = -1, V_O = 2 V Step$		30		ns
Settling Time to 0.1%			40		ns
NOISE/DISTORTION PERFORMANCE					
Total Harmonic Distortion	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p}, G = +2, R_L = 1 \text{ k}\Omega$		-68		dB
Input Voltage Noise	f = 10  kHz		16		$nV/\sqrt{Hz}$
Input Current Noise	f = 10 kHz		850		fA/√Hz
Differential Gain Error (NTSC)	$G = +2$ , $R_L = 150 \Omega$ to 2.5 V		0.04		%
Differential Phase Error (NTSC)	$G = +2$ , $R_L = 150 \Omega$ to 2.5 V		0.22		Degrees
Crosstalk	$f = 5 \text{ MHz}, R_L = 1 \text{ k}\Omega, G = +2$		-60		dB
DC PERFORMANCE					
Input Offset Voltage			1.0	6	mV
	$T_{MIN}-T_{MAX}$			8	mV
Offset Drift			8		μV/°C
Input Bias Current			2	4.5	μA
	$T_{MIN}$ – $T_{MAX}$			4.5	μA
Input Offset Current			0.2	1.2	μA
Open-Loop Gain	$R_{\rm L} = 1 \text{ k}\Omega$	82	94		dB
	$T_{MIN}$ - $T_{MAX}$		88		dB
INPUT CHARACTERISTICS					
Input Resistance			225		kΩ
Input Capacitance			1.6		pF
Input Common-Mode Voltage Range			–0.2 to 4		V
Common-Mode Rejection Ratio	$V_{CM} = 0 \text{ V to } 3.5 \text{ V}$	80	90		dB
OUTPUT CHARACTERISTICS	D 1010 0.74				
Output Voltage Swing	$R_L = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$		0.03 to 4.97		V
	$R_L = 1 \text{ k}\Omega \text{ to } 2.5 \text{ V}$	0.25 to 4.75	0.075 to 4.9		V
	$R_L = 150 \Omega \text{ to } 2.5 \text{ V}$	0.55 to 4.4	0.25 to 4.65	5	V
Output Current	$T_{MIN}-T_{MAX}$ , $V_{OUT} = 0.5 \text{ V to } 4.5 \text{ V}$		30		mA
Short Circuit Current	Sourcing		45		mA
Capacitive Load Drive	Sinking $G = +2$		85 40		mA pF
			10		PI
POWER SUPPLY Operating Range		2		1.2	V
Operating Range Quiescent Current		3	11	12	
	V = 0 +5 V +1 V	70	11 80	13.1	mA dB
Power Supply Rejection Ratio	$V_S = 0, +5 \text{ V}, \pm 1 \text{ V}$	70	00		
OPERATING TEMPERATURE RANGE		-40		+85	°C

-2-

Specifications subject to change without notice.

# **SPECIFICATIONS** (@ $T_A = +25^{\circ}C$ , $V_S = +3$ V, $R_L = 2$ k $\Omega$ to 1.5 V, unless otherwise noted.)

Parameter	Conditions	A Min	D8044A Typ	Max	Units
DYNAMIC PERFORMANCE					
$-3$ dB Small Signal Bandwidth, $V_0 < 0.5$ V p-p	G = +1	80	135		MHz
Bandwidth for 0.1 dB Flatness	$G = +2, R_L = 150 \Omega$		10		MHz
Slew Rate	$G = -1$ , $V_O = 2 \text{ V Step}$	110	150		V/µs
Full Power Response	$V_0 = 2 V p-p$	-	22		MHz
Settling Time to 1%	$G = -1$ , $V_O = 2$ V Step		35		ns
Settling Time to 0.1%			55		ns
NOISE/DISTORTION PERFORMANCE					
Total Harmonic Distortion	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p}, G = -1, R_L = 100 \Omega$		-48		dB
Input Voltage Noise	f = 10  kHz		16		$nV/\sqrt{Hz}$
Input Current Noise	f = 10  kHz		600		fA/√ <del>Hz</del>
Differential Gain Error (NTSC)	G = +2, $R_L$ = 150 $\Omega$ to 1.5 V, Input $V_{CM}$ = 0.5 V		0.13		%
Differential Phase Error (NTSC)	G = +2, $R_L$ = 150 $\Omega$ to 1.5 V, Input $V_{CM}$ = 0.5 V		0.3		Degrees
Crosstalk	$f = 5 \text{ MHz}, R_L = 1 \text{ k}\Omega, G = +2$		-60		dB
DC PERFORMANCE					
Input Offset Voltage			1.5	5.5	mV
	$T_{MIN}$ - $T_{MAX}$			7.5	mV
Offset Drift			8		μV/°C
Input Bias Current			2	4.5	μA
	$T_{MIN}$ – $T_{MAX}$			4.5	μA
Input Offset Current			0.2	1.2	μA
Open-Loop Gain	$R_L = 1 \text{ k}\Omega$	80	92		dB
	$T_{MIN}$ - $T_{MAX}$		88		dB
INPUT CHARACTERISTICS					
Input Resistance			225		kΩ
Input Capacitance			1.6		pF
Input Common-Mode Voltage Range			-0.2 to 2		V
Common-Mode Rejection Ratio	V <sub>CM</sub> = 0 V to 1.5 V	76	90		dB
OUTPUT CHARACTERISTICS				_	
Output Voltage Swing	$R_L = 10 \text{ k}\Omega \text{ to } 1.5 \text{ V}$		0.025 to 2.9		V
	$R_L = 1 k\Omega$ to 1.5 V		0.06 to 2.93		V
On the Comment	$R_L = 150 \Omega \text{ to } 1.5 \text{ V}$	0.35 to 2.55	0.15 to 2.75		V
Output Current Short Circuit Current	$T_{MIN}-T_{MAX}$ , $V_{OUT} = 0.5 \text{ V}$ to 2.5 V		25 30		mA
Short Circuit Current	Sourcing Sinking		50		mA mA
Capacitive Load Drive	G = +2		35		pF
POWER SUPPLY					_
Operating Range		3		12	V
Quiescent Current			10.5	12.5	mA
Power Supply Rejection Ratio	$V_S = 0, +3 \text{ V}, +0.5 \text{ V}$	70	80		dB
OPERATING TEMPERATURE RANGE		0		+70	°C
		<u> </u>		0	

Specifications subject to change without notice.

REV. B -3-

# $\label{eq:continuous} \textbf{AD8044--SPECIFICATIONS} \ (@\ T_A = +25^\circ\text{C},\ V_S = \pm5\ \text{V},\ R_L = 2\ \text{k}\Omega \ \text{to 0 V},\ \text{unless otherwise noted.})$

			AD8044A		
Parameter	Conditions	Min	Тур	Max	Units
DYNAMIC PERFORMANCE					
$-3$ dB Small Signal Bandwidth, $V_O < 0.5$ V p-p	G = +1	85	160		MHz
Bandwidth for 0.1 dB Flatness	$G = +2, R_L = 150 \Omega$	1.50	15		MHz
Slew Rate	$G = -1$ , $V_O = 8$ V Step	150	190		V/µs
Full Power Response	$V_0 = 2 \text{ V p-p}$		29		MHz
Settling Time to 0.1% Settling Time to 0.01%	$G = -1$ , $V_O = 2$ V Step		30 40		ns ns
NOISE/DISTORTION PERFORMANCE					
Total Harmonic Distortion	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p}, G = +2$		-72		dB
Input Voltage Noise	f = 10 kHz		16		nV/√Hz
Input Current Noise	f = 10  kHz		900		$fA/\sqrt{Hz}$
Differential Gain Error (NTSC)	$G = +2, R_L = 150 \Omega$		0.06		%
Differential Phase Error (NTSC)	$G = +2, R_L = 150 \Omega$		0.15		Degrees
Crosstalk	$f = 5$ MHz, $R_L = 1$ kΩ, $G = +2$		-60		dB
DC PERFORMANCE					
Input Offset Voltage			1.4	6.5	mV
	$T_{MIN}-T_{MAX}$			9	mV
Offset Drift			10		μV/°C
Input Bias Current			2	4.5	μΑ
	$T_{MIN}-T_{MAX}$			4.5	μA
Input Offset Current			0.2	1.2	μA
Open-Loop Gain	$R_L = 1 \text{ k}\Omega$	82	96		dB
	$T_{MIN}$ - $T_{MAX}$		92		dB
INPUT CHARACTERISTICS					
Input Resistance			225		kΩ
Input Capacitance			1.6		pF
Input Common-Mode Voltage Range			-5.2 to 4		V
Common-Mode Rejection Ratio	$V_{CM} = -5 \text{ V to } 3.5 \text{ V}$	76	90		dB
OUTPUT CHARACTERISTICS	<b>D</b> 1010			=	
Output Voltage Swing	$R_L = 10 \text{ k}\Omega$		–4.97 to -		V
	$R_L = 1 k\Omega$	-4.6 to +4.6	-4.85 to -		V
0	$R_L = 150 \Omega$	-4.0 to +3.8	-4.5 to +4	1.5	V
Output Current Short Circuit Current	$T_{MIN}$ - $T_{MAX}$ , $V_{OUT}$ = -4.5 V to +4.5 V		30		mA
Short Circuit Current	Sourcing Sinking		60 100		mA mA
Capacitive Load Drive	G = +2		40		pF
POWER SUPPLY					
Operating Range		3		12	V
Quiescent Current			11.5	13.6	mA
Power Supply Rejection Ratio	$V_S = -5, +5 \text{ V}, \pm 1 \text{ V}$	70	80		dB
OPERATING TEMPERATURE RANGE		-40		+85	°C

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS1

112002012111111111111111111111111111111
Supply Voltage
Internal Power Dissipation <sup>2</sup>
Plastic DIP Package (N) 1.6 Watts
Small Outline Package (R) 1.0 Watts
Input Voltage (Common-Mode) $\dots \pm V_S \pm 0.5 \text{ V}$
Differential Input Voltage ±3.4 V
Output Short Circuit Duration

..... Observe Power Derating Curves Storage Temperature Range (N, R) .....  $-65^{\circ}$ C to  $+125^{\circ}$ C Lead Temperature Range (Soldering 10 sec) .....  $+300^{\circ}$ C NOTES

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8044 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately +150°C. Exceeding this limit temporarily may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of +175°C for an extended period can result in device failure.

While the AD8044 is internally short-circuit protected, this may not be sufficient to guarantee that the maximum junction temperature (+150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves.




Figure 3. Maximum Power Dissipation vs. Temperature

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
AD8044AN	−40°C to +85°C	14-Lead PDIP	N-14
AD8044AR-14	−40°C to +85°C	14-Lead SOIC	R-14
AD8044AR-14-REEL	−40°C to +85°C	14-Lead SOIC 13" REEL	R-14
AD8044AR-14-REEL7	−40°C to +85°C	14-Lead SOIC 7" REEL	R-14
AD8044ARZ-14*	–40°C to +85°C	14-Lead Plastic SOIC	R-14
AD8044ARZ-14-REEL*	–40°C to +85°C	14-Lead SOIC 13" REEL	R-14
AD8044ARZ-14-REEL7*	−40°C to +85°C	14-Lead SOIC 7" REEL	R-14

<sup>\*</sup>Z = Pb free part

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8016 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. B -5-

<sup>&</sup>lt;sup>2</sup>Specification is for the device in free air: 14-Lead Plastic Package:  $\theta_{JA} = 75^{\circ}$ C/W 14-Lead SOIC Package:  $\theta_{JA} = 120^{\circ}$ C/W

## **AD8044**—Typical Performance Characteristics




Figure 4. Typical Distribution of Vos




Figure 5. V<sub>OS</sub> Drift Over -40°C to +85°C




Figure 6. I<sub>B</sub> vs. Temperature




Figure 7. Open-Loop Gain vs.  $R_L$  to +2.5 V




Figure 8. Open-Loop Gain vs. Temperature




Figure 9. Open-Loop Gain vs. Output Voltage

-6-




Figure 10. Input Voltage Noise vs. Frequency




Figure 11. Total Harmonic Distortion




Figure 12. Worst Harmonic vs. Output Voltage




Figure 13. Differential Gain and Phase Errors




Figure 14. 0.1 dB Gain Flatness




Figure 15. Open-Loop Gain and Phase Margin vs. Frequency




Figure 16. Closed-Loop Frequency Response vs. Temperature




Figure 17. Closed-Loop Frequency Response vs. Supply




Figure 18. Output Resistance vs. Frequency




Figure 19. Settling Time vs. Input Step




Figure 20. CMRR vs. Frequency




Figure 21. Output Saturation Voltage vs. Load Current




Figure 22. Supply Current vs. Temperature




Figure 23. PSRR vs. Frequency




Figure 24. Output Voltage Swing vs. Frequency




Figure 25. % Overshoot vs. Capacitive Load




Figure 26. Frequency Response vs. Closed-Loop Gain




Figure 27. Crosstalk (Output to Output) vs. Frequency




Figure 28a. Output Swing vs. Load Reference Voltage,  $V_S = +5 V$ , G = -1




Figure 30. 100 mV Step Response,  $V_S = +5 \text{ V}$ , G = +1 C




Figure 28b. Output Swing vs. Load Reference Voltage,  $V_S = +5 \text{ V}, G = -1$ 




Figure 31. Output Swing,  $V_S = +3 \text{ V}$ 




Figure 29. One Volt Step Response,  $V_S = +5 V$ , G = +2




Figure 32. Step Response, G = +1,  $V_{IN} = 100 \text{ mV}$ 

#### Overdrive Recovery

Overdrive of an amplifier occurs when the output and/or input range are exceeded. The amplifier must recover from this overdrive condition. As shown in Figure 33, the AD8044 recovers within 50 ns from negative overdrive and within 25 ns from positive overdrive.




Figure 33. Overdrive Recovery, VS + 5 V,  $V_{IN} = 4 V Step$ 

#### **Circuit Description**

The AD8044 is fabricated on Analog Devices' proprietary eXtra-Fast Complementary Bipolar (XFCB) process which enables the construction of PNP and NPN transistors with similar  $f_{T}s$  in the 2 GHz–4 GHz region. The process is dielectrically isolated to eliminate the parasitic and latch-up problems caused by junction isolation. These features allow the construction of high frequency, low distortion amplifiers with low supply currents. This design uses a differential output input stage to maximize bandwidth and headroom (see Figure 34). The smaller signal swings required on the first stage outputs (nodes S1P, S1N) reduce the effect of nonlinear currents due to junction capacitances and improve the distortion performance. With this design harmonic distortion of better than –85 dB @ 1 MHz into 100  $\Omega$  with  $V_{\rm OUT}$  = 2 V p-p (Gain = +2) on a single 5 volt supply is achieved.

The AD8044's rail-to-rail output range is provided by a complementary common-emitter output stage. High output drive capability is provided by injecting all output stage predriver currents directly into the bases of the output devices Q8 and Q36. Biasing of Q8 and Q36 is accomplished by I8 and I5, along with a common-mode feedback loop (not shown). This circuit topology allows the AD8044 to drive 50 mA of output current with the outputs within 0.5 V of the supply rails.

On the input side, the device can handle voltages from -0.2 V below the negative rail to within 1.2 V of the positive rail. Exceeding these values will not cause phase reversal; however, the input ESD devices will begin to conduct if the input voltages exceed the rails by greater than 0.5 V.

#### **Driving Capacitance Loads**

The capacitive load drive of the AD8044 can be increased by adding a low valued resistor in series with the load. Figure 35 shows the effects of a series resistor on capacitive drive for varying voltage gains. As the closed-loop gain is increased, the larger phase margin allows for larger capacitive loads with less overshoot. Adding a series resistor with lower closed-loop gains accomplishes this same effect. For large capacitive loads, the frequency response of the amplifier will be dominated by the roll-off of the series resistor and capacitive load.




Figure 34. AD8044 Simplified Schematic




Figure 35. Capacitive Load Drive vs. Closed-Loop Gain

#### **APPLICATIONS**

#### **RGB** Buffer

The AD8044 can provide buffering of RGB signals that include ground while operating from a single +3 V or +5 V supply.

When driving two monitors from the same RGB video source it is necessary to provide an additional driver for one of the monitors to prevent the double termination situation that the second monitor presents. This has usually required a dual-supply op amp because the level of the input signal from the video driver goes all the way to ground during horizontal blanking. In single-supply systems it can be a major inconvenience and expense to add an additional negative supply.

A single AD8044 can provide the necessary drive capability and yet does not require a negative supply in this application. Figure 36 is a schematic that uses three amplifiers out of a single AD8044 to provide buffering for a second monitor.

The source of the RGB signals is shown to be from a set of three current output DACs that are within a single-supply graphics IC. This is typically the situation in most PCs and workstations that may use either a standalone triple DAC or DACs that are integrated into a larger graphics chip.

During horizontal blanking, the current output from the DACs is turned off and the RGB outputs are pulled to ground by the termination resistors. If voltage sources were used for the RGB signals, then the termination resistors near the graphics IC would be in series and the rest of the circuit would remain the same. This is because a voltage source is an ac short circuit, so a series resistor is required to make the drive end of the line see 75  $\Omega$  to ac ground. On the other hand, a current source has a very high output impedance, so a shunt resistor is required to make the drive end of the line see 75  $\Omega$  to ground. In either case, the monitor terminates its end of the line with 75  $\Omega$ .

The circuit in Figure 36 shows minimum signal degradation when using a single-supply for the AD8044. The circuit performs equally well on either a +3 V or +5 V supply.




Figure 36. Single Supply RGB Video Driver

Figure 37 is an oscilloscope photo of the circuit in Figure 36 operating from a +3 V supply and driven by the Blue signal of a color bar pattern. Note that the input and output are at ground during the horizontal blanking interval. The RGB signals are specified to output a maximum of 700 mV peak. The output of the AD8044 is 1.4 V with the termination resistors providing a divide-by-two.




Figure 37. +3 V, RGB Buffer

#### **Active Filters**

Active filters at higher frequencies require wider bandwidth op amps to work effectively. Excessive phase shift produced by lower frequency op amps can significantly impact active filter performance.

Figure 38 shows an example of a 2 MHz biquad bandwidth filter that uses three op amps of an AD8044 package. Such circuits are sometimes used in medical ultrasound systems to lower the noise bandwidth of the analog signal before A/D conversion.




Figure 38. 2 MHz Biquad Band-pass Filter Using AD8044

The frequency response of the circuit is shown in Figure 39.




Figure 39. Frequency Response of 2 MHz Band-pass Biquad Filter

#### **Layout Considerations**

The specified high speed performance of the AD8044 requires careful attention to board layout and component selection. Proper RF design techniques and low-pass parasitic component selection are necessary.

The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance path. The ground plane should be removed from the area near the input pins to reduce the stray capacitance.

Chip capacitors should be used for the supply bypassing. One end should be connected to the ground plane and the other within 1/8 inch of each power pin. An additional large (0.47  $\mu F$  – 10  $\mu F$ ) tantalum electrolytic capacitor should be connected in parallel, but not necessarily so close, to supply current for fast, large signal changes at the output.

The feedback resistor should be located close to the inverting input pin in order to keep the stray capacitance at this node to a minimum. Capacitance variations of less than 1 pF at the inverting input will significantly affect high speed performance.


Stripline design techniques should be used for long signal traces (greater than about 1 inch). These should be designed with a characteristic impedance of 50  $\Omega$  or 75  $\Omega$  and properly terminated at each end.

#### **OUTLINE DIMENSIONS**

#### 14-Lead Plastic Dual In-Line Package [PDIP]

(N-14)

Dimensions shown in inches and (millimeters)




COMPLIANT TO JEDEC STANDARDS MO-095-AB
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## 14-Lead Standard Small Outline Package [SOIC] Narrow Body

(R-14)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AB
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## **Revision History**

Location	Page
8/04—Data Sheet changed from Rev. A to Rev. B	
Changes to ORDERING GUIDE	5
Updated OUTLINE DIMENSIONS	14

REV. B -15-