

Table of Contents

Features	
Applications	1
Table of Contents	2
Pin Diagram	5
Pin Descriptions	6
Functional Description	9
Clock Inputs	9
Clock Outputs	12
Crystal Oscillator Input	13
Termination of unused inputs and outputs	13
Power Consumption	13
Power Supply Filtering	14
Power Supplies and Power-up Sequence	14
Host Interface	15
Typical device performance	16
AC and DC Electrical Characteristics	20
Absolute Maximum Ratings	20
Recommended Operating Conditions	20
Change History	34
Package Outline	35



List of Figures

Figure 1.	Functional Block Diagram	
Figure 2.	Pin Diagram	5
Figure 3.	Input driven by a single ended output	9
Figure 4.	Input driven by DC coupled LVPECL output	9
Figure 5.	Input driven by DC coupled LVPECL output (alternative termination)	10
Figure 6.	Input driven by AC coupled LVPECL output	10
Figure 7.	Input driven by HCSL output	10
Figure 8.	Input driven by LVDS output	11
Figure 9.	Input driven by AC coupled LVDS	11
Figure 10.	Input driven by an SSTL output	11
Figure 11.	Termination for LVCMOS output	12
Figure 12.	Driving a load via transformer	12
Figure 13.	Crystal Oscillator Circuit	13
Figure 14.	Power Supply Filtering	
Figure 15.	156.25MHz LVPECL	16
Figure 16.	1.5GHz LVPECL	16
Figure 17.	156.25MHz LVDS	16
Figure 18.	1.5GHz LVDS	16
Figure 19.	100MHz HCSL	16
Figure 20.	250MHz HCSL	16
Figure 21.	I/O delay vs temperature	17
Figure 22.	PSNR vs noise frequency	17
Figure 23.	100MHz LVPECL Phase Noise	17
Figure 24.	100MHz LVDS Phase Noise	17
Figure 25.	25MHz LVDS Phase Noise in Xtal mode	17
Figure 26.	100MHz HCSL Phase Noise	17
Figure 27.	156.25MHz LVPECL Phase Noise	
Figure 28.	625MHz LVPECL Phase Noise	
Figure 29.	156.25MHz LVDS Phase Noise	
Figure 30.	625MHz LVDS Phase Noise	
Figure 31.	Output RMS jitter (12kHz to 20MHz) vs input clock slew-rate	
Figure 32.	Output clock noise floor vs input clock slew-rate	
Figure 33.	Output RMS jitter (12kHz to 20MHz) vs input clock slew-rate	
Figure 34.	Output clock noise floor vs input clock slew-rate	19
Figure 35.	Output RMS jitter (12kHz to 20MHz) vs input clock slew-rate	19
Figure 36.	Output clock noise floor vs input clock slew-rate	19
Figure 37.	Differential Input Voltage Levels	21
Figure 38.	Differential Output Voltage Levels	25

Downloaded from Arrow.com.



List of Tables

Table 1 Pin Descriptions	6
Table 1 Pin Descriptions	15
Table 3 Output Type Selection	15
Table 4 Absolute Maximum Ratings*	20
Table 5 Recommended Operating Conditions*	
Table 6 Current consumption	20
Table 7 Input Characteristics*	21
Table 8 Crystal Oscillator Characteristics*	22
Table 9 Power Supply Rejection Ratio for VDD = VDDO = 3.3V*	22
Table 10 Power Supply Rejection Ratio for VDD = VDDO = 2.5V*	23
Table 11 LVCMOS Output Characteristics for VDDO = 3.3V*	23
Table 12 LVCMOS Output Characteristics for VDDO = 2.5V*	24
Table 13 LVPECL Output Characteristics for VDDO = 3.3V*	25
Table 14 LVPECL Output Characteristics for VDDO = 2.5V*	26
Table 15 LVDS Outputs for VDDO = 3.3V*	27
Table 16 LVDS Outputs for VDDO = 2.5V*	28
Table 17 HCSL Outputs for VDDO = 3.3V*	29
Table 18 HCSL Outputs for VDDO = 2.5V*	30
Table 19 LVCMOS Output Phase Noise with 25 MHz XTAL*	
Table 20 LVPECL Output Phase Noise with 25 MHz XTAL*	31
Table 21 LVDS Output Phase Noise with 25 MHz XTAL	32
Table 22 HCSL Output Phase Noise with 25 MHz XTAL	32
Table 23 7x7mm QFN Package Thermal Properties	33

Downloaded from Arrow.com.





Pin Diagram

The device is packaged in a 7x7mm 48-pin QFN.




Figure 2. Pin Diagram



Pin Descriptions

All device inputs and outputs are LVPECL unless described otherwise. The I/O column uses the following symbols: I – input, I_{PU} – input with 300k Ω internal pull-up resistor, I_{PD} – input with 300k Ω internal pull-down resistor, I_{APU} – input with 31k Ω internal pull-up resistor, I_{APD} – input with 30k Ω internal pull-down resistor, I_{APU/APD} – input biased to VDD/2 with 60k Ω internal pull-up and pull-down resistors (30 k Ω equivalent), O – output, I/O – Input/Output pin, NC-No connect pin, P – power supply pin.

Table 1 Pin Descriptions

			Table 1 Pin Descriptions
#	Name	I/O	Description
Input Refe	erence		
20 21 41 40	INO_p INO_n IN1_p IN1_n	I _{APD} I _{APU/APD} I _{APU/APD}	Input Differential or Single Ended References 0 and 1 Input frequency range 0Hz to 1.6GHz. Non inverting inputs (_p) are pulled down with internal $30k\Omega$ pull-down resistors. Inverting inputs (_n) are pulled up and pulled down with $60k\Omega$ internal resistors ($30k\Omega$ equivalent) to keep inverting input voltages at VDD/2 when inverting inputs are left floating (device fed with a single ended reference).
Output Cl	ocks		
1 2 3 4 6 7 9 10 11 12 36 35 34 33 31 30 28 27 26 25	OUT0_p OUT0_n OUT1_p OUT1_n OUT2_p OUT2_n OUT3_p OUT3_n OUT4_p OUT5_p OUT5_n OUT6_p OUT6_n OUT7_p OUT7_n OUT8_p OUT7_n OUT8_p OUT9_n	0	Ultra Low Additive Jitter Differential LVPECL/HCSL/LVDS Outputs 0 to 9 Output frequency range 0 to 1.6GHz Type (LVPECL/HCSL/LVDS/High-Z) of each output bank is controlled via OUTA/B_TYPE_SEL0/1 pins.
44	OUT_LVCMOS	0	Ultra Low Additive Jitter LVCMOS Output 0 to 9 Output frequency range 0 to 250MHz





~ ~	- The second second			Data S	sneet	ZL40231				
Control										
19 22	IN_SEL0 IN_SEL1	I _{PD}	Input sele	out select pins. Logic level on these pins selects which input will be passed output.						
			IN_SEL1	IN_SEL0		OUTN				
			0	0	Ir	nput 0 (IN0)				
			0	0 1 Input 1 (IN1)		nput 1 (IN1)				
			1	Х	Cry	rstal Oscillator				
14	OUTA_TYPE_SEL0	I _{PD}								
47	OUTA_TYPE_SEL1	'PD	Output Signal for Bank A: Selects Type of the output for Bank A (Outputs 0 to 4							
			OUTA_TY	PE_SEL1	OUTA_TYPE_SEL0	Output 0 to 4				
			()	0	LVPECL				
			()	1	LVDS				
			,	1	0	HCSL				
				1	1	High-Z (Disabled)				
23 39	OUTB_TYPE_SEL0 OUTB_TYPE_SEL1	I/O	Output Sig	gnal for Ba	nk B: Selects Type of the	output for Bank B (Outputs 5 to				
			OUTB_TY	PE_SEL1	OUTB_TYPE_SEL0	Output 5 to 9				
			()	0	LVPECL				
			()	1	LVDS				
			,	1	0	HCSL				
				I	1	High-Z (Disabled)				
46	LVCMOS_OE	I	Output enable for LVCMOS outputs: When high LVCMOS output is enabled. When low LVCMOS output is High-Z							
Crystal O	scillator									
16	XIN	I		Crystal Oscillator Input or crystal bypass mode or crystal overdrive mode If crystal oscillator circuit is not used pull down this pin or connect it to ground.						
17	XOUT	0	Crystal Os	Crystal Oscillator Output						
	1		1							

Microsemi.



No Conne	ect		
38	NC1	NC	No Connects (not connected to the die) Leave unconnected or connect to GND for mechanical support
Power an	d Ground		
15 42	VDD	Р	Positive Supply Voltage. Connect to 3.3V or 2.5V supply.
5 8	VDDO_A	Р	Positive Supply Voltage for Differential Outputs Bank A Connect 3.3V or 2.5V power supply. VDDO_A does not have to be connected to the same voltage level as VDD or VDDO_B. These pins power up differential outputs OUT[0:4]_p/n.
29 32	VDDO_B		Positive Supply Voltage for Differential Outputs Bank B Connect 3.3V or 2.5V power supply. VDDO_B does not have to be connected to the same voltage level as VDD or VDDO_A. These pins power up differential outputs OUT[5:9]_p/n.
45	VDD_LVCMOS	Р	Power Supply Voltage for LVCMOS Output Connect to 3.3V, 2.5V, 1.8V or 1.5V power supply
13 18 24 43 37 48	GND	Р	Ground Connect to ground
E-Pad	GND	Р	Ground. Connect to ground

Functional Description

The ZL40231 is a low additive jitter, low power 3 x 10 LVPECL/HCSL/LVDS fanout buffer.

Two inputs can accept signal in differential (LVPECL, SSTL, LVDS, HSTL, CML) or single ended (LVPECL or LVCMOS) format and the third input can accept a single ended signal or it can be used to build a crystal oscillator by connecting an external crystal resonator between its XIN and XOUT pins.

The ZL40231 has ten LVPECL/HCSL/LVDS outputs which can be powered from 3.3V or 2.5V supply. Each output bank (A and B) can be independently set to be LVPECL, LVDS, HCSL or Hi-Z via control OUTA/B_TYPE_SEL0/1 pins.

The control inputs: OUTA/B_TYPE_SEL0/1 and IN_SEL0/1 have low input threshold voltage so they can be driven from a device with low I/O voltage (down to 1.2V).

The device operates from 2.5V+/-5% or 3.3V+/-5% supply. Its operation is guaranteed over the industrial temperature range -40°C to +85°C.

Clock Inputs

The following blocks diagram shows how to terminate different signals fed to the ZL40231 inputs.

Figure 3 shows how to terminate a single ended output such as LVCMOS. Ideally, resistors R1 and R2 should be 100Ω each and Ro + Rs should be 50Ω so that the transmission line is terminated at both ends with characteristic impedance. If the driving strength of the output driver is not sufficient to drive low impedance, the value of series resistor Rs should be increased. This will reduce the voltage swing at the input but this should be fine as long as the input voltage swing requirement is not violated (Table 7). The source resistors of Rs = 270Ω could be used for standard LVCMOS driver. This will provide 516mV of voltage swing for 3.3V LVCMOS driver with load current of $(3.3\text{V}/2) *(1/(270\Omega + 50\Omega)) = 5.16\text{mA}$.

For optimum performance both differential input pins (_p and _n) need to be DC biased to the same voltage. Hence, the ratio R1/R2 should be equal to the ratio R3/R4.




Figure 3. Input driven by a single ended output




Figure 4. Input driven by DC coupled LVPECL output




Figure 5. Input driven by DC coupled LVPECL output (alternative termination)




Figure 6. Input driven by AC coupled LVPECL output




Figure 7. Input driven by HCSL output




Figure 8. Input driven by LVDS output




Figure 9. Input driven by AC coupled LVDS




Figure 10. Input driven by an SSTL output

Clock Outputs

LVCMOS output OUT10 require only series termination resistor whose value is depending on LVCMOS output voltage as shown in Figure 11.




Figure 11. Termination for LVCMOS output

Differential outputs LVPECL and LVDS should have same termination as corresponding outputs described in previous section. HCSL outputs should be terminated with 33Ω series resistors at the source and 50Ω shunt resistors at the source or at the end on the transmission line. AC coupling and re-biasing is not required at the outputs when driving native HCSL receivers.

The device is designed to drive differential input of semiconductor devices. In applications that use a transformer to convert from the differential to the single ended output (for example driving an oscilloscope 50Ω input), a resistor larger than 10Ω should be added at the center tap of the primary winding to achieve optimum jitter performance as shown in Figure 12. This is to provide a nominal common mode impedance of 10Ω or higher which is typical for differential terminations.




Figure 12. Driving a load via transformer

Crystal Oscillator Input

The crystal oscillator circuit can work with crystal resonators from 8MHz to 60MHz. Load capacitors C1, C2 and series resistor Rs shall be selected as per crystal vendor recommendation. Shunt resistor is implemented inside the device.




Figure 13. Crystal Oscillator Circuit

Termination of unused inputs and outputs

Unused inputs can be left unconnected or alternatively IN_0/1 can be pulled-down by $1k\Omega$ resistor. Unused outputs should be left unconnected.

Power Consumption

The device total power consumption can be calculated as:

$$P_{T} = P_{S} + P_{XTAL} + P_{C} + P_{O_DIF} + P_{O_LVCMOS}$$

Where:

$$P_S = V_{DD} \times I_S$$

The core power when XTAL is not used. The current is specified in Table 6. If XTAL is running this power should be set to zero.

$$P_{\mathit{XTAL}} = V_{\mathit{DD}} \times I_{\mathit{DD_XTAL}}$$

The core power when XTAL is used. The current is provided in Table 6. If XTAL is not used this power should be set to zero.

$$P_C = V_{DDO} \times I_{DD_CM}$$

Common output power shared among all ten outputs. The current I_{DD_CM} is specified Table 6.

$$P_{O_DIF} = V_{DDO} \times I_{DD_LVDS} \times N$$

Output power where output current (IDD_LVDS) is specified in Table 6. For LVPECL or HCSL just replace IDD_LVDS with IDD_LVPECL or IDD_HCSL.

N is the number of enabled differential outputs and it can be either: 0, 5 or 10.

$$\begin{split} P_{O_LVCMOS} = & V_{DD_LVCMOS} \times (I_{DD} \times f / 100MHz \\ & + V_{DD_LVCMOS} \times C_{LOAD} \times f) \end{split}$$

Dynamic LVCMOS output power. I_{DD} is specified in Table 6. If LVCMOS output is disabled this term is equal to zero.

Power dissipated inside the device can be calculated by subtracting power dissipated in termination/biasing resistors from the power consumption.

$$P_D = P_T - N_1 \times P_{LVPECL} - N_2 \times P_{LVDS} - N_3 \times P_{HCSL}$$

Where N_1 , N_2 and N_3 are the number of enabled LVPECL, LVDS and HSCL outputs respectively. When both banks are enabled $N_1 + N_2 + N_3 = 10$ and one or two of N_1 , N_2 and N_3 will equal to 0.

$$P_{LVPECL} = (V_{OH} - V_B)^2 / 50\Omega + (V_{OL} - V_B)^2 / 50\Omega + (V_{OL} - V_B)^2 / 50\Omega + (V_{OL} - V_B) \times V_B / 50\Omega$$

 V_{OH} and V_{OL} are the output high and low voltages respectively for LVPECL output

 V_B is LVPECL bias voltage equal to $V_{DD} - 2V$

$$P_{LVDS} = V_{SW}^2 / 100\Omega$$

Vsw is voltage swing of LVDS output.

$$P_{HCSL} = (V_{SW} / 50\Omega)^2 \times (33\Omega + 50\Omega)$$

 V_{SW} is voltage swing of HCSL output. 50Ω is termination resistance and 33Ω is series resistance of the HCSL output.

Power Supply Filtering

Each power pin (VDD and VDDO) should be decoupled with 0.1µF capacitor with minimum equivalent series resistance (ESR) and minimum series inductance (ESL). For example, 0402 X5R Ceramic Capacitors with 6.3V minimum rating could be used. These capacitors should be placed as close as possible to the power pins. To reduce the power noise from adjacent digital components on the board each power supply could be further insulated with low resistance ferrite bead with two capacitors. The ferrite bead will also insulate adjacent component from the noise generated from the device. Following figure shows recommended decoupling for each power pin.




Figure 14. Power Supply Filtering

Power Supplies and Power-up Sequence

The device has four different power supplies: VDD, VDDO_A, VDDO_B and VDD_LVCMOS which are mutually independent. Voltages supported by each of these power supplies are specified in Table 1.

The device is not sensitive to the power-up sequence. For example, commonly used sequence where higher voltage comes up before or at the same time as the lower voltages can be used (or any other sequence).

Host Interface

ZL40231 is controlled via Input Select (IN_SEL0/1) pins which select which one of three inputs is fed to the output and show in Table 2 and OUTA/B_TYPE_SEL0/1 pins which select signal level (LVPECL, LVDS, HCSL or Hi-Z) for each of two (A and B) output banks as shown in Table 3.

All input control pins have low input threshold voltage so they can be driven from the device with low output voltage (FPGA/CPLD). Supported voltages are between 1.2V and VDD (2.5V or 3.3V).

Table 2 Input clock selection

IN_SEL1	IN_SEL0	Selected Input
0	0	INO_p, INO_n
0	1	IN1_p, IN1_n
1	X	XIN


Table 3 Output Type Selection

OUTA/B_TYPE_SEL1	OUTA/B_TYPE_SEL0	Output
0	0	LVPECL
0	1	LVDS
1	0	HCSL
1	1	High-Z (Output Disabled)



Typical device performance


The following plots show typical device performances



2.2 El aberto partido partido de la companya del companya del companya de la companya del companya de la companya de la companya del companya de la companya del companya de la companya del companya de la companya del

Figure 15. 156.25MHz LVPECL

Figure 16. 1.5GHz LVPECL







Figure 17. 156.25MHz LVDS

Figure 18. 1.5GHz LVDS







Figure 19. 100MHz HCSL

Figure 20. 250MHz HCSL








Figure 22. PSNR vs noise frequency




Figure 23. 100MHz LVPECL Phase Noise




Figure 24. 100MHz LVDS Phase Noise




Figure 25. 25MHz LVDS Phase Noise in Xtal mode





Figure 26. 100MHz HCSL Phase Noise









Figure 27. 156.25MHz LVPECL Phase Noise

Figure 28. 625MHz LVPECL Phase Noise






Figure 29. 156.25MHz LVDS Phase Noise

Figure 30. 625MHz LVDS Phase Noise










Figure 31. Output RMS jitter (12kHz to 20MHz) vs input clock slew-rate






Figure 32. Output clock noise floor vs input clock slew-rate



Output RMS jitter (12kHz to Figure 33. 20MHz) vs input clock slew-rate



Output clock noise floor vs input Figure 34. clock slew-rate





Figure 35. Output RMS jitter (12kHz to 20MHz) vs input clock slew-rate



Output clock noise floor vs input Figure 36. clock slew-rate

ZL40231

AC and DC Electrical Characteristics

Absolute Maximum Ratings

Table 4 Absolute Maximum Ratings*

	Parameter	Sym.	Min.	Тур.	Max.	Units	Notes
1	Supply voltage (3.3V)	V _{DD} /V _{DDO}	-0.5		4.6	V	
2	Supply voltage (2.5V)	V _{DD} /V _{DDO}	-0.5		3.5	V	
3	Storage temperature	T _{ST}	-55		125	°C	

Recommended Operating Conditions

Table 5 Recommended Operating Conditions*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
1	Supply voltage 3.3V	V _{DD} /V _{DDO} /V _{DD_LVCMOS}	3.135	3.30	3.465	V	
2	Supply voltage 2.5V	V _{DD} /V _{DDO} /V _{DD_LVCMOS}	2.375	2.50	2.625	V	
3	Supply voltage 1.8V	V _{DD_LVCMOS}	1.6	1.8V	2	V	
4	Supply voltage 1.5V	V _{DD_LVCMOS}	1.35	1.5	1.65	V	
5	Operating temperature	T _A	-40	25	85	°C	
6	Input voltage	$V_{\text{DD-IN}}$	- 0.3		V _{DD} + 0.3	V	

^{*} Voltages are with respect to ground (GND) unless otherwise stated

Table 6 Current consumption

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
1	Core device current (all outputs and XTAL disabled)	I _{s_3.3V}		163	197	mA	VDD= 3.3V+5%
ļ '	Core device current (all outputs and ATAL disabled)	I _{s_2.5V}		153	187	mA	VDD = 2.5V+5%
2	Core device current (all outputs disabled) XTAL circuit enabled with 25MHz Crystal connected between XIN and	I _{DD_XTAL_3.3V}		128	154	mA	VDD= 3.3V+5%
2	XOUT	I _{DD_XTAL_2.5V}		124	150	mA	VDD= 2.5V+5%
3	Common output current	I _{DD_CM_3.3V}		13.44	15.05	mA	VDDO= 3.3V+5%
3	Common dalpat current	I _{DD_CM_2.5V}		12.18	13.65	mA	VDDO= 2.5V+5%
4	Dynamic LVCMOS output current (f = 100MHz)	I _{DD_3.3V}		2.38	2.68	mA	VDDO= 3.3V+5%
4	Needs to be scaled for different frequencies by f/100MHz	I _{DD_2.5V}		1.74	1.96	mA	VDDO= 2.5V+5%
5	Current dissipation per LVEPCL output	I _{DD_LVPECL_3.3V}		19.36	23.26	mA	VDDO= 3.3V+5%
3	Current dissipation per EVEFCE output	I _{DD_LVPECL_2.5V}		19.38	22.17	mA	VDDO= 2.5V+5%
6	Current dissipation per LVDS output	I _{DD_LVDSL_3.3V}		6.73	8.00	mA	VDDO= 3.3V+5%
0	Current dissipation per LVDS output	I _{DD_LVDS_2.5V}	•	6.87	7.83	mA	VDDO= 2.5V+5%
7	Current dissipation per HCSL output	I _{DD_HCSL_3.3V}	•	16.43	19.87	mA	VDDO= 3.3V+5%
,	Current dissipation per 1100E output	I _{DD_HCSL_2.5V}	•	17.14	19.18	mA	VDDO= 2.5V+5%

^{*} Exceeding these values may cause permanent damage
* Functional operation under these conditions is not implied
* Voltages are with respect to ground (GND) unless otherwise stated

^{*} The device core supports two power supply modes (3.3V and 2.5V)

Table 7 Input Characteristics*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
1	CMOS high-level input voltage for control inputs	V _{CIH}	1.05			V	
2	CMOS low-level input voltage for control inputs				0.45	V	
3	CMOS input leakage current for control inputs (includes current due to pull down resistors)		-25		50	μА	$V_I = V_{DD}$ or 0 V
4	Differential input common mode voltage for IN0_p/n and IN1_p/n	V _{CM}	1		2	V	
5	Differential input voltage difference for IN0_p/n and IN1_p/n f ≤ 1GHz **	V _{ID}	0.15		1.3	V	
6	Differential input voltage difference for IN0_p/n and IN1_p/n for 1GHz < f ≤ 1.6GHz **	V _{ID}	0.35		1.3	V	
7	Differential input leakage current for IN0_p/n and IN1_p/n (includes current due to pull-up and pull-down resistors)	I _{IL}	-150		150	μА	V _I = 2V or 0V
8	Single ended input voltage for IN0_p and IN1_p	Vsi	-0.3		2.7	V	VDD = 3.3V or 2.5V
9	Single ended input common mode voltage (IN0_p/n and IN1_p/n)	V _{SIC}	1		2	V	VDD = 3.3V or 2.5V
10	Single ended input voltage swing for IN0_p and IN1_p	V _{SID}	0.3		1.3	V	VDD = 3.3V or 2.5V
11	Input frequency (differential)	f _{IN}	0		1600	MHz	
12	Input frequency (LVCMOS)	f _{IN_CMOS}	0		250	MHz	
13	Input duty cycle	dc	35%		65%		
14	Input slew rate	slew		2		V/ns	
15	Input pull-up/ pull-down resistance	R _{PU} /R _{PD}		60kΩ			
16	Input pull-down resistance for INx_p	R _{PD}		30kΩ			
				-84			f _{IN} = 100 MHz
17	Input multiplexer isolation IN0_p/n to IN1_p/n and vice versa	Iso		-82		dBc	f _{IN} = 200 MHz
17	Power on both inputs 0dBm, f _{OFFSET} > 50kHz	190		-71		ubc	f _{IN} = 400 MHz
				-67			f _{IN} = 800 MHz

^{*} Values are over Recommended Operating Conditions
* Values are over all two power supply modes ($V_{DD} = 3.3V$ and $V_{DD} = 2.5V$)
* Input mux isolation is measured as amplitude of f_{OFFSET} spur in dBc on the output clock phase noise plot
**Input differential voltage is calculated as $V_{ID} = V_{IH} - V_{IL}$ where V_{IH} and V_{IL} are input voltage high and low respectively. It should not be confused with $V_{ID} = 2$ * ($V_{IH} - V_{IL}$) used in some datasheets. Please refer to Figure 37.




Figure 37. **Differential Input Voltage Levels**



Table 8 Crystal Oscillator Characteristics*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
1	Mode of oscillation	mode	F	undament	al		
2	Frequency	f	8		60	MHz	
3	On chip load capacitance			1		pF	
4	On chip series resistor			0		Ω	
5	On chip shunt resistor	R		500		kΩ	
6	Frequency in overdrive mode ⁽¹⁾	f _{ov}	0.1		250	MHz	Functional but may not meet AC parameters Minimum depends on AC coupling Capacitor (0.1uF assumed)
7	Frequency in bypass mode ⁽²⁾	f _{BP}	0		250	MHz	Functional but may not meet AC parameters

^{*} Values are over Recommended Operating Conditions

Table 9 Power Supply Rejection Ratio for VDD = VDDO = 3.3V*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
				-71.75			f _{IN} = 156.25 MHz
1	PSRR for LVPECL output	PSRR _{LVPECL}		-84.45		dBc	f _{IN} = 312.5 MHz
				-82.11			f _{IN} = 625 MHz
				-95.16			f _{IN} = 156.25 MHz
2	PSRR for LVDS output	PSRR _{LVDS}		-97.77		dBc	f _{IN} = 312.5 MHz
				-79.23			f _{IN} = 625 MHz
				-77.15			f _{IN} = 100 MHz
3	PSRR for HCSL output	PSRR _{HCSL}		-76.75		dBc	f _{IN} = 156.25 MHz
				-80.44			f _{IN} = 312.5 MHz

^{*} Values are over Recommended Operating Conditions

^{*} Values are over all two power supply modes (V_{DD} = 3.3V and V_{DD} = 2.5V)

⁽¹⁾ Maximum input level is 2V(2) Maximum output level is VDD

^{*} Noise injected to VDDO power supply with frequency 100 kHz and amplitude 100 mVpp
* PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot



Table 10 Power Supply Rejection Ratio for VDD = VDDO = 2.5V*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
				-73.68			f _{IN} = 156.25 MHz
1	PSRR for LVPECL output	PSRR _{LVPECL}		-78.88		dBc	f _{IN} = 312.5 MHz
				-71.82			f _{IN} = 625 MHz
				-90.04			f _{IN} = 156.25 MHz
2	PSRR for LVDS output	PSRR _{LVDS}		-79.99		dBc	f _{IN} = 312.5 MHz
				-73.45			f _{IN} = 625 MHz
				-92.16			f _{IN} = 100 MHz
3	PSRR for HCSL output	PSRR _{HCSL}		-74.08		dBc	f _{IN} = 156.25 MHz
				-91.88			f _{IN} = 312.5 MHz

Table 11 LVCMOS Output Characteristics for VDDO = 3.3V*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
1	Output high voltage (1mA load)	V _{OH}	VDDO-0.1			V	DC Measurement
2	Output low voltage (1mA load)	V _{OL}			0.1	V	DC Measurement
3	Output High Current (Load adjusted to Vout = VDDO/2)	I _{OH}		30		mA	DC Measurement
4	Output Low Current (Load adjusted to Vout = VDDO/2)	l _{OL}		34		mA	DC Measurement
5	Output impedance	Ro		15		Ω	DC Measurement
6	Rise time (20% to 80%)	tr		220	310	ps	
7	Fall time (20% to 80%)	t _f		320	365	ps	
8	Output frequency	Fo	0		250	MHz	
9	Input to output delay	t _{IOD}	1.07	1.28	2.07	ns	
10	Output enable time	t _{EN}			3	cycles	
11	Output disable time	T _{DIS}			3	cycles	
12	Additive RMS jitter in 1MHz to 5MHz band	T _{j_1M_5M}		46	80	fs	Input Clock 25MHz
13	Additive RMS jitter in 12kHz to 5MHz band	T _{j_12K_5M}		56	90	fs	Input Clock 25MHz
14	Additive RMS jitter in 1MHz to 20MHz band	T _{j_1M_20M}		60	79	fs	Input Clock 125MHz
15	Additive RMS jitter in 12kHz to 20MHz band	T _{j_12k_20M}		65	86	fs	Input Clock 125MHz
16	Additive RMS jitter in 1MHz to 20MHz band	T _{j_1M_20M}		61	94	fs	Input Clock 156.25MHz
17	Additive RMS jitter in 12kHz to 20MHz band	T _{j_12k_20M}		66	100	fs	Input Clock 156.25MHz
18				-165	-162	dBc/Hz	Input clock: 25 MHz
19	Noise floor	N _F		-160	-156	dBc/Hz	Input clock: 125 MHz
20				-158	-153	dBc/Hz	Input clock: 156.25 MHz

^{*} Values are over Recommended Operating Conditions

^{*} Values are over Recommended Operating Conditions

* Noise injected to VDDO power supply with frequency 100 kHz and amplitude 100 mVpp

* PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot



Table 12 LVCMOS Output Characteristics for VDDO = 2.5V*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
1	Output high voltage (1mA load)	V _{он}	VDDO-0.1			V	DC Measurement
2	Output low voltage (1mA load)	V _{OL}			0.1	V	DC Measurement
3	Output High Current (Load adjusted to Vout = VDDO/2)	Іон		21		mA	DC Measurement
4	Output Low Current (Load adjusted to Vout = VDDO/2)	loL		25		mA	DC Measurement
5	Output impedance	Ro		15		Ω	DC Measurement
6	Rise time (20% to 80%)	t _r		225	310	ps	
7	Fall time (20% to 80%)	t _f		320	365	ps	
8	Output frequency	Fo	0		250	MHz	
9	Input to output delay	t _{IOD}	1.10	1.41	2.30	ns	
10	Output enable time	t _{EN}			3	cycles	
11	Output disable time	T _{DIS}			3	cycles	
12	Additive RMS jitter in 1MHz to 5MHz band	Т _{ј_1М_5М}		51	104	fs	Input Clock 25MHz
13	Additive RMS jitter in 12kHz to 5MHz band	T _{j_12k_5M}		62	111	fs	Input Clock 25MHz
14	Additive RMS jitter in 1MHz to 20MHz band	T _{j_1M_20M}		64	81	fs	Input Clock 125MHz
15	Additive RMS jitter in 12kHz to 20MHz band	T _{j_12k_20M}		70	88	fs	Input Clock 125MHz
16	Additive RMS jitter in 1MHz to 20MHz band	T _{j_1M_20M}		62	94	fs	Input Clock 156.25MHz
17	Additive RMS jitter in 12kHz to 20MHz band	T _{j_12k_20M}		68	100	fs	Input Clock 156.25MHz
18				-164	-161	dBc/Hz	Input clock: 25 MHz
19	Noise floor	N _F		-159	-155	dBc/Hz	Input clock: 125 MHz
20				-158	-153	dBc/Hz	Input clock: 156.25 MHz

^{*} Values are over Recommended Operating Conditions

Table 13 LVPECL Output Characteristics for VDDO = 3.3V*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
1	Output high voltage	V _{LVPECL_OH}	1.9	2.08	2.4	V	DC Measurement
2	Output low voltage	V _{LVPECL_OL}	1.2	1.36	1.7	V	DC Measurement
3	Output differential swing**	V _{LVPECL_SW}	0.6	0.72	0.9	V	DC Measurement
4	Variation of V _{LVPECL_SW} for complementary output states	$\Delta V_{\text{LVPECL_SW}}$	0	0.02	0.07	٧	
5	Common mode output	V _{CM}	1.6	1.72	2.1	V	
7	Output frequency when V _{LVPECL_SW} ≥ 0.6V	F _{MAX_0.6} VSW			800	MHz	
8	Output frequency when V _{LVPECL_SW} ≥ 0.4V	F _{MAX_0.4VSW}			1600	MHz	
9	Rise or fall time (20% to 80%)	t _r , t _f		110	170	ps	
10	Output frequency	Fo	0		1600	MHz	
11	Output to output skew	toosk			40	ps	
12	Device to device output skew	t _{DOOSK}			120	ps	
13	Input to output delay	t _{IOD}	0.73	0.87	1.1	ns	
14	Output enable time	t _{EN}			3	cycles	
15	Output disable time	t _{DIS}			3	cycles	
				68	96	fs	Input clock: 100 MHz
16	Additive RMS jitter in 1MHz to 20MHz band	T _{j_1M_20M}		50	64	fs	Input clock: 156.25MHz
				20	32	fs	Input clock: 625 MHz
				71	101	fs	Input clock: 100 MHz
17	Additive RMS jitter in 12kHz to 20MHz band	T _{j_12k_20M}		55	70	fs	Input clock: 156.25MHz
				25	39	fs	Input clock: 625 MHz
				-161	-159	dBc/Hz	Input clock: 100 MHz
18	Noise floor	N _F		-160	-155	dBc/Hz	Input clock: 156.25 MHz
				-155	-151	dBc/Hz	Input clock: 625 MHz

^{*} Values are over Recommended Operating Conditions

^{**}Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$ It should not be confused with $V_{SW} = 2 * (V_{OH} - V_{OL})$ used in some datasheets. Please refer to Figure 38.




Figure 38. Differential Output Voltage Levels

Table 14 LVPECL Output Characteristics for VDDO = 2.5V*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
1	Output high voltage	V _{LVPECL_OH}	1.1	1.28	1.7	V	DC Measurement
2	Output low voltage	V _{LVPECL_OL}	0.4	0.57	0.9	V	DC Measurement
3	Output differential swing**	V _{LVPECL_SW}	0.6	0.71	0.9	V	DC Measurement
4	Variation of V _{LVPECL_SW} for complementary output states	$\Delta V_{\text{LVPECL_SW}}$	0	0.02	0.05	V	
5	Common mode output	V _{CM}	0.8	0.92	1.2	V	
7	Output frequency when V _{LVPECL_SW} ≥ 0.6V	F _{MAX_0.6VSW}			800	MHz	
8	Output frequency when V _{LVPECL_SW} ≥ 0.4V	F _{MAX_0.4VSW}			1600	MHz	
9	Rise or fall time (20% to 80%)	t _r , t _f		120	170	ps	
10	Output frequency	Fo	0		1600	MHz	
11	Output to output skew	toosk			40	ps	
12	Device to device output skew	t _{DOOSK}			120	ps	
13	Input to output delay	t _{IOD}	0.75	0.87	1.1	ns	
14	Output enable time	t _{EN}			3	cycles	
15	Output disable time	t _{DIS}			3	cycles	
				65	91	fs	Input clock: 100 MHz
16	Additive RMS jitter in 1MHz to 20MHz band	T _{j_1M_20M}		50	64	fs	Input clock: 156.25MHz
				20	30	fs	Input clock: 625 MHz
				69	99	fs	Input clock: 100 MHz
17	Additive RMS jitter in 12kHz to 20MHz band	T _{j_12k_20M}		54	75	fs	Input clock: 156.25MHz
				26	41	fs	Input clock: 625 MHz
				-161	-159	dBc/Hz	Input clock: 100 MHz
18	Noise floor	N_{F}		-160	-156	dBc/Hz	Input clock: 156.25 MHz
				-155	-151	dBc/Hz	Input clock: 625 MHz

^{*} Values are over Recommended Operating Conditions

**Output differential swing is calculated as V_{SW} = V_{OH}-V_{OL} It should not be confused with V_{SW} = 2 * (V_{OH}-V_{OL}) used in some datasheets. Please refer to Figure 38.

Table 15 LVDS Outputs for VDDO = 3.3V*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
1	Output high voltage	V _{LVDS_OH}	1.3	1.39	1.47	V	DC Measurement
2	Output low voltage	V _{LVDS_OL}	1.0	1.07	1.15	V	DC Measurement
3	Output differential swing**	V _{LVDS_SW}	0.25	0.32	0.39	V	DC Measurement
4	Variation of V _{LVDS_SW} for complementary output states	$\Delta V_{\text{LVDS_SW}}$	0	0.002	0.01	V	
5	Common mode output	V _{CM}	1.15	1.23	1.3	V	
6	Variation of V _{CM} for complementary output states	ΔV_{CM}	0	0.001	0.01	V	
7	Output frequency when V _{LVDS_SW} ≥ 250mV	F _{MAX_0.25VSW}			800	MHz	
8	Output frequency when V _{LVDS_SW} ≥ 200mV	F _{MAX_0.2VSW}			1600	MHz	
9	Rise or fall time (20% to 80%)	t _r , t _f		110	170	ps	
10	Output frequency	Fo	0		1600	MHz	
11	Output to output skew	toosk			20	ps	
12	Device to device output skew	t _{DOOSK}			130	ps	
13	Input to output delay	t _{IOD}	0.76	0.86	1.1	ns	
14	Output Short Circuit Current Single Ended	Is	-24		24	mA	Single ended outputs shorted to GND
15	Output Short Circuit Current Differential	I _{SD}	-24		24	mA	Complementary outputs shorted
16	Output enable time	t _{EN}			3	cycles	
17	Output disable time	t _{DIS}			3	cycles	
				110	144	fs	Input clock: 100 MHz
18	Additive RMS jitter in 1MHz to 20MHz band	T _{j_1M_20M}		63	81	fs	Input clock: 156.25MHz
				21	33	fs	Input clock: 625 MHz
				115	150	fs	Input clock: 100 MHz
19	Additive RMS jitter in 12kHz to 20MHz band	T _{j_12k_20M}		73	102	fs	Input clock: 156.25MHz
				26	40	fs	Input clock: 625 MHz
				-158	-156	dBc/Hz	Input clock: 100 MHz
20	Noise floor	N_{F}		-158	-155	dBc/Hz	Input clock: 156.25 MHz
				-154	-151	dBc/Hz	Input clock: 625 MHz

^{*} Values are over Recommended Operating Conditions

**Output differential swing is calculated as V_{SW} = V_{OH}-V_{OL} It should not be confused with V_{SW} = 2 * (V_{OH}-V_{OL}) used in some datasheets. Please refer to Figure 38.

Table 16 LVDS Outputs for VDDO = 2.5V*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
1	Output high voltage	V _{LVDS_OH}	1.3	1.4	1.5	V	DC Measurement
2	Output low voltage	V _{LVDS_OL}	0.97	1.05	1.13	٧	DC Measurement
3	Output differential swing**	V _{LVDS_SW}	0.25	0.35	0.44	٧	DC Measurement
4	Variation of V _{LVDS_SW} for complementary output states	ΔV_{LVDS_SW}	0	0.001	0.01	٧	
5	Common mode output	V _{CM}	1.15	1.23	1.3	٧	
6	Variation of V _{CM} for complementary output states	ΔV_{CM}	0	0.001	0.01	V	
7	Output frequency when $V_{LVDS_SW} \ge 250mV$	F _{MAX_0.25VSW}			800	MHz	
8	Output frequency when V _{LVDS_SW} ≥ 200mV	F _{MAX_0.2VSW}			1600	MHz	
9	Rise or fall time (20% to 80%)	t _r , t _f		110	170	ps	
10	Output frequency	Fo	0		1600	MHz	
11	Output to output skew	toosk			20	ps	
12	Device to device output skew	t _{DOOSK}			130	ps	
13	Input to output delay	t _{IOD}	0.78	0.86	1.12	ns	
14	Output Short Circuit Current Single Ended	Is	-24		24	mA	Single ended outputs shorted to GND
15	Output Short Circuit Current Differential	Isp	-24		24	mA	Complementary outputs shorted
16	Output enable time	t _{EN}			3	cycles	
17	Output disable time	t _{DIS}			3	cycles	
				107	140	fs	Input clock: 100 MHz
18	Additive RMS jitter in 1MHz to 20MHz band	T _{j_1M_20M}		62	77	fs	Input clock: 156.25MHz
				20	31	fs	Input clock: 625 MHz
				111	146	fs	Input clock: 100 MHz
19	Additive RMS jitter in 12kHz to 20MHz band	T _{j_12k_20M}		66	83	fs	Input clock: 156.25MHz
				24	36	fs	Input clock: 625 MHz
				-158	-156	dBc/Hz	Input clock: 100 MHz
20	Noise floor	N _F		-159	-155	dBc/Hz	Input clock: 156.25 MHz
				-155	-151	dBc/Hz	Input clock: 625 MHz

^{*} Values are over Recommended Operating Conditions

**Output differential swing is calculated as V_{SW} = V_{OH}-V_{OL} It should not be confused with V_{SW} = 2 * (V_{OH}-V_{OL}) used in some datasheets. Please refer to Figure 38.

Table 17 HCSL Outputs for VDDO = 3.3V*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
1	Output high voltage	V _{HCSL_OH}	0.6	0.85	1.1	٧	DC Measurement
2	Output low voltage	V _{HCSL_OL}	-0.05	0	0.05	٧	DC Measurement
3	Output differential swing**	V _{HCSL_SW}	0.6	0.85	1.1	V	DC Measurement
4	Variation of V _{HCSL_SW} for complementary output states	ΔV_{HCSL_SW}	0	0.003	0.05	V	
5	Common mode output	V _{CM}	0.28	0.43	0.55	V	
6	Variation of V _{CM} for complementary output states	ΔV_{CM}	0	0.002	0.05	V	
7	Absolute Crossing Voltage	V _{CROSS}	0.320	0.384	0.447	V	
8	Total Variation of V _{CROSS}	ΔV_{CROSS}			0.127	V	
9	Output frequency	F _{MAX}	0		400	MHz	
10	Rise or fall time (20% to 80%)	t _r , t _f		143	309	ps	
11	Output to output skew	toosk			21	ps	
12	Device to device output skew	t _{DOOSK}			129	ps	
13	Input to output delay	t _{IOD}	0.73	0.90	1.08	ns	
14	Output enable time	t _{EN}			3	cycles	
15	Output disable time	t _{DIS}			3	cycles	
16	Additive Jitter as per PCIe 3.0 (PLL_BW = 2 to 5MHz, CDR = 10MHz)	T _{jPCle_3.0}		20	40	fs	Input clock: 100MHz
17	Additive RMS jitter in 1MHz to 20MHz band	т		73	104	fs	Input clock: 100 MHz
17	Additive Rivis Jitter III Tivinz to Zolvinz band	T _{j_1M_20M}		53	69	fs	Input clock: 156.25MHz
18	Additive RMS jitter in 12kHz to 20MHz band	_		77	112	fs	Input clock: 100 MHz
10	Additive rivio jittei III 12KHZ to ZUNIHZ Dalid	T _{j_12k_20M}		64	100	fs	Input clock: 156.25MHz
19	Noise floor	N _F		-161	-159	dBc/Hz	Input clock: 100 MHz
19	INOISE HOOF	INF		-159	-155	dBc/Hz	Input clock: 156.25 MHz

^{*} Values are over Recommended Operating Conditions

**Output differential swing is calculated as V_{SW} = V_{OH}-V_{OL} It should not be confused with V_{SW} = 2 * (V_{OH}-V_{OL}) used in some datasheets. Please refer to Figure 38.



Table 18 HCSL Outputs for VDDO = 2.5V*

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Notes
1	Output high voltage	V _{HCSL_OH}	0.6	0.83	1.1	V	DC Measurement
2	Output low voltage	V _{HCSL_OL}	-0.05	0	0.05	V	DC Measurement
3	Output differential swing**	V _{HCSL_SW}	0.5	0.83	1.1	V	DC Measurement
4	Variation of V _{HCSL_SW} for complementary output states	ΔV_{HCSL_SW}	0	0.003	0.05	V	
5	Common mode output	V _{CM}	0.28	0.42	0.55	V	
6	Variation of V _{CM} for complementary output states	ΔV_{CM}	0	0.002	0.05	V	
7	Absolute Crossing Voltage	V _{CROSS}	0.260	0.316	0.372	V	
8	Total Variation of V _{CROSS}	ΔV_{CROSS}			0.108	V	
9	Output frequency	F _{MAX}	0		400	MHz	
10	Rise or fall time (20% to 80%)	t _r , t _f		125	162	ps	
11	Output to output skew	toosk			21	ps	
12	Device to device output skew	t _{DOOSK}			129	ps	
13	Input to output delay	t _{IOD}	0.76	0.92	1.10	ns	
14	Output enable time	t _{EN}			3	cycles	
15	Output disable time	t _{DIS}			3	cycles	
16	Additive Jitter as per PCIe 3.0 (PLL_BW = 2 to 5MHz, CDR = 10MHz)	T _{jPCle_3.0}		20	40	fs	Input clock: 100MHz
17	Additive RMS jitter in 1MHz to 20MHz band	T _{i_1M_20M}		68	95	fs	Input clock: 100 MHz
17	Additive Rivis Jitter III Tivinz to Zulvinz band	I j_1M_20M		52	66	fs	Input clock: 156.25MHz
18	Additive RMS jitter in 12kHz to 20MHz band	_		72	102	fs	Input clock: 100 MHz
10	Additive Kivio Jittel III 12KHZ to ZuviHZ Dalid	T _{j_12k_20M}		56	71	fs	Input clock: 156.25MHz
19	Noise floor	N _F		-161	-158	dBc/Hz	Input clock: 100 MHz
19	INDISE HOUS	INF		-160	-153	dBc/Hz	Input clock: 156.25 MHz

^{*} Values are over Recommended Operating Conditions

**Output differential swing is calculated as V_{SW} = V_{OH}-V_{OL} It should not be confused with V_{SW} = 2 * (V_{OH}-V_{OL}) used in some datasheets. Please refer to Figure 38.

Table 19 LVCMOS Output Phase Noise with 25 MHz XTAL*

	Characteristics	Min.	Тур.	Max.	Units	Notes
1	Jitter RMS in 12kHz to 5MHz band		103		fs	VDD = 3.3V, VDDO = 3.3V
'	Jiller Rivio III 12km2 to Sivinz band		117		fs	VDD = 2.5V; VDDO = 2.5V
			-75		dBc/Hz	@10Hz , VDD = 3.3V, VDDO = 3.3V
			-107		dBc/Hz	@100Hz, VDD = 3.3V, VDDO = 3.3V
			-132		dBc/Hz	@1kHz, VDD = 3.3V, VDDO = 3.3V
			-150		dBc/Hz	@10kHz, VDD = 3.3V, VDDO = 3.3V
			-162		dBc/Hz	@100kHz, VDD = 3.3V, VDDO = 3.3V
			-166		dBc/Hz	@1MHz, VDD = 3.3V, VDDO = 3.3V
2	Noise floor		-166		dBc/Hz	@5MHz, VDD = 3.3V, VDDO = 3.3V
	Noise nooi		-70		dBc/Hz	@10Hz, VDD = 2.5V; VDDO = 2.5V
			-102		dBc/Hz	@100Hz, VDD = 2.5V; VDDO = 2.5V
			-130		dBc/Hz	@1kHz, VDD = 2.5V; VDDO = 2.5V
			-149		dBc/Hz	@10kHz, VDD = 2.5V; VDDO = 2.5V
			-161		dBc/Hz	@100kHz, VDD = 2.5V; VDDO = 2.5V
			-165		dBc/Hz	@1MHz, VDD = 2.5V; VDDO = 2.5V
			-165		dBc/Hz	@5MHz, VDD = 2.5V; VDDO = 2.5V

^{*} Values are over Recommended Operating Conditions

Table 20 LVPECL Output Phase Noise with 25 MHz XTAL*

	Characteristics	Min.	Тур.	Max.	Units	Notes
1	Jitter RMS in 12kHz to 5MHz band		265		fs	VDD = 3.3V, VDDO = 3.3V
			213		fs	VDD = 2.5V; VDDO = 2.5V
	Noise floor		-75		dBc/Hz	@10Hz , VDD = 3.3V, VDDO = 3.3V
			-107		dBc/Hz	@100Hz, VDD = 3.3V, VDDO = 3.3V
			-133		dBc/Hz	@1kHz, VDD = 3.3V, VDDO = 3.3V
			-152		dBc/Hz	@10kHz, VDD = 3.3V, VDDO = 3.3V
			-157		dBc/Hz	@100kHz, VDD = 3.3V, VDDO = 3.3V
			-158		dBc/Hz	@1MHz, VDD = 3.3V, VDDO = 3.3V
2			-157		dBc/Hz	@5MHz, VDD = 3.3V, VDDO = 3.3V
2			-71		dBc/Hz	@10Hz, VDD = 2.5V; VDDO = 2.5V
			-103		dBc/Hz	@100Hz, VDD = 2.5V; VDDO = 2.5V
			-130		dBc/Hz	@1kHz, VDD = 2.5V; VDDO = 2.5V
			-151		dBc/Hz	@10kHz, VDD = 2.5V; VDDO = 2.5V
			-158		dBc/Hz	@100kHz, VDD = 2.5V; VDDO = 2.5V
			-160		dBc/Hz	@1MHz, VDD = 2.5V; VDDO = 2.5V
			-159		dBc/Hz	@5MHz, VDD = 2.5V; VDDO = 2.5V

^{*} Values are over Recommended Operating Conditions

Table 21 LVDS Output Phase Noise with 25 MHz XTAL

	Characteristics	Min.	Тур.	Max.	Units	Notes
1	Jitter RMS in 12kHz to 5MHza band		178		fs	VDD = 3.3V, VDDO = 3.3V
			190		fs	VDD = 2.5V; VDDO = 2.5V
	Noise floor		-75		dBc/Hz	@10Hz , VDD = 3.3V, VDDO = 3.3V
			-107		dBc/Hz	@100Hz, VDD = 3.3V, VDDO = 3.3V
			-133		dBc/Hz	@1kHz, VDD = 3.3V, VDDO = 3.3V
			-154		dBc/Hz	@10kHz, VDD = 3.3V, VDDO = 3.3V
			-161		dBc/Hz	@100kHz, VDD = 3.3V, VDDO = 3.3V
			-161		dBc/Hz	@1MHz, VDD = 3.3V, VDDO = 3.3V
2			-160		dBc/Hz	@5MHz, VDD = 3.3V, VDDO = 3.3V
_			-68		dBc/Hz	@10Hz, VDD = 2.5V; VDDO = 2.5V
			-103		dBc/Hz	@100Hz, VDD = 2.5V; VDDO = 2.5V
			-130		dBc/Hz	@1kHz, VDD = 2.5V; VDDO = 2.5V
			-152		dBc/Hz	@10kHz, VDD = 2.5V; VDDO = 2.5V
			-161		dBc/Hz	@100kHz, VDD = 2.5V; VDDO = 2.5V
			-160		dBc/Hz	@1MHz, VDD = 2.5V; VDDO = 2.5V
			-159		dBc/Hz	@5MHz, VDD = 2.5V; VDDO = 2.5V

^{*} Values are over Recommended Operating Conditions

Table 22 HCSL Output Phase Noise with 25 MHz XTAL

	Characteristics	Min.	Тур.	Max.	Units	Notes
1	Jitter RMS in 12kHz to 20MHz band		269		fs	VDD = 3.3V, VDDO = 3.3V
			228		fs	VDD = 2.5V; VDDO = 2.5V
	Noise floor		-76		dBc/Hz	@10Hz , VDD = 3.3V, VDDO = 3.3V
			-107		dBc/Hz	@100Hz, VDD = 3.3V, VDDO = 3.3V
			-133		dBc/Hz	@1kHz, VDD = 3.3V, VDDO = 3.3V
			-152		dBc/Hz	@10kHz, VDD = 3.3V, VDDO = 3.3V
			-157		dBc/Hz	@100kHz, VDD = 3.3V, VDDO = 3.3V
			-157		dBc/Hz	@1MHz, VDD = 3.3V, VDDO = 3.3V
2			-157		dBc/Hz	@5MHz, VDD = 3.3V, VDDO = 3.3V
			-73		dBc/Hz	@10Hz, VDD = 2.5V; VDDO = 2.5V
			-105		dBc/Hz	@100Hz, VDD = 2.5V; VDDO = 2.5V
			-131		dBc/Hz	@1kHz, VDD = 2.5V; VDDO = 2.5V
			-151		dBc/Hz	@10kHz, VDD = 2.5V; VDDO = 2.5V
			-158		dBc/Hz	@100kHz, VDD = 2.5V; VDDO = 2.5V
			-159		dBc/Hz	@1MHz, VDD = 2.5V; VDDO = 2.5V
			-159		dBc/Hz	@5MHz, VDD = 2.5V; VDDO = 2.5V

^{*} Values are over Recommended Operating Conditions

Table 23 7x7mm QFN Package Thermal Properties

Parameter	Symbol	Condition	Value	Units	
Maximum Ambient Temperature	T _A		85	°C	
Maximum Junction Temperature	T _{JMAX}		125	°C	
	θја	still air	21.1	°C/W	
Junction to Ambient Thermal Resistance ⁽¹⁾ (Note 1)		1m/s airflow	16.9		
		2.5m/s airflow	15.0		
Junction to Board Thermal Resistance	θЈВ		6.9	°C/W	
Junction to Case Thermal Resistance	θ_{JC}		12.8	°C/W	
Junction to Pad Thermal Resistance ⁽²⁾	θЈР	Still air	3.9	°C/W	
Junction to Top-Center Thermal Characterization Parameter	Ψ_{JT}	Still air	0.2	°C/W	

Theta-JA (θ_{JA}) is the thermal resistance from junction to ambient when the package is mounted on an 4-layer JEDEC standard test board and dissipating maximum power

Theta-JP (θ_{JP}) is the thermal resistance from junction to the center exposed pad on the bottom of the package)



Change History

June 2017 was the first release of the document.

July 2017 release changes:

• Modified power calculation in the Power Consumption section.

August 2017 release changes:

- Modified "Input driven by HCSL output" figure.
- Modified additive jitter for 156.25MHz input clock.
- Added Figure 37 and Figure 38


October 2018 release changes:

- Added note in pinout to tie XIN pin when crystal circuit is not used
- Removed Figures 15 and 16 due to inaccuracy
- Fixed typo in Table 3

.



Package Outline





Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2018 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation, a wholly owned subsidiary Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.