PIC24HJ32GP202/204 and PIC24HJ16GP304 Product Families

The device names, pin counts, memory sizes and peripheral availability of each family are listed in Table 1, followed by their pinout diagrams.

TABLE 1:	PIC24HJ32GP202/204 AND PIC24HJ16GP304 CONTROLLER FAMILIES
----------	---


		ory			Re	mappa	ble Pe	ripher	als				(
Device	Pins	Program Flash Memory (Kbytes)	RAM	Remappable Pins	16-bit Timer	Input Capture	Output Compare Standard PWM	UART	External Interrupts ⁽²⁾	SPI	10/12-bit ADC	I²C™	l/O Pins (Maximum)	Packages
PIC24HJ32GP202	28	32	2	16	3(1)	4	2	1	3	1	1 ADC, 10 ch	1	21	SPDIP SOIC SSOP QFN-S
PIC24HJ32GP204	44	32	2	26	3(1)	4	2	1	3	1	1 ADC, 13 ch	1	35	QFN TQFP
PIC24HJ16GP304	44	16	2	26	3(1)	4	2	1	3	1	1 ADC, 13 ch	1	35	QFN TQFP

Note 1: Only two out of three timers are remappable.

2: Only two out of three interrupts are remappable.


DS70289J-page 2

Pin Diagrams



© 2007-2011 Microchip Technology Inc.

Pin Diagrams (Continued)



Pin Diagrams (Continued)




Table of Contents

1.0	Device Overview	9
2.0	Guidelines for Getting Started with 16-bit Microcontrollers	13
3.0	CPU	
4.0	Memory Organization	25
5.0	Flash Program Memory	47
6.0	Resets	53
7.0	Interrupt Controller	63
8.0	Oscillator Configuration	89
9.0	Power-Saving Features	99
10.0	I/O Ports	105
11.0	Timer1	127
12.0	Timer2/3 Feature	131
13.0	Input Capture	137
15.0	Serial Peripheral Interface (SPI)	145
16.0	Inter-Integrated Circuit™ (I ² C™)	
17.0	Universal Asynchronous Receiver Transmitter (UART)	
18.0	10-bit/12-bit Analog-to-Digital Converter (ADC)	165
19.0	Special Features	179
20.0	Instruction Set Summary	187
21.0	Development Support	195
22.0	Electrical Characteristics	199
23.0	High Temperature Electrical Characteristics	245
24.0	DC and AC Device Characteristics Graphs	255
	Packaging Information	
	ndix A: Revision History	
	· · · · · · · · · · · · · · · · · · ·	
	Aicrochip Web Site	
	omer Change Notification Service	
Custo	omer Support	285
	er Response	
Produ	Jct Identification System	287

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

· Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

DS70289J-page 6

Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPIC33F/PIC24H Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the PIC24HJ32GP204 product page of the Microchip web site (www.microchip.com) or select a family reference manual section from the following list. In addition to parameters, features, and

other documentation, the resulting page provides links to the related family reference manual sections.

- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70202)
- Section 5. "Flash Programming" (DS70191)
- Section 6. "Interrupts (DS70184)
- Section 7. "Oscillator" (DS70186)
- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196)
- Section 10. "I/O Ports" (DS70193)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit[™] (I²C[™])" (DS70195)
- Section 23. "CodeGuard™ Security" (DS70199)
- Section 25. "Device Configuration" (DS70194)

NOTES:


1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F/PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the following devices:

- PIC24HJ32GP202
- PIC24HJ32GP204
- PIC24HJ16GP304

Figure 1-1 shows a general block diagram of the core and peripheral modules in the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.



DS70289J-page 10

TABLE 1-1:	PINO	UT I/O DES	SCRIP	TIONS
Pin Name	Pin Type	Buffer Type	PPS	Description
AN0-AN12	I	Analog	No	Analog input channels.
CLKI CLKO	I O	ST/CMOS —	No No	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	I	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS
OSC2	I/O	—	No	otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI SOSCO	I O	ST/CMOS	No No	32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output.
CN0-CN30	ļ	ST	No	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
IC1-IC2 IC7-IC8	I	ST	Yes Yes	Capture inputs 1/2. Capture inputs 7/8.
OCFA OC1-OC2	I O	ST —	Yes Yes	Compare Fault A input (for Compare Channels 1 and 2). Compare outputs 1 through 2.
INT0	I	ST	No	External interrupt 0.
INT1 INT2		ST ST	Yes Yes	External interrupt 1. External interrupt 2.
	1			
RA0-RA4 RA7-RA10	I/O	ST	No No	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.
RC0-RC9	I/O	ST	No	PORTC is a bidirectional I/O port.
T1CK	I	ST	No	Timer1 external clock input.
T2CK	I	ST	Yes	Timer2 external clock input.
ТЗСК		ST	Yes	Timer3 external clock input.
U1CTS		ST	Yes	UART1 clear to send.
U1RTS	0		Yes	UART1 ready to send.
U1RX U1TX	0	ST	Yes Yes	UART1 receive. UART1 transmit.
SCK1	1/0			
SDI1	1/0	ST ST	Yes Yes	Synchronous serial clock input/output for SPI1. SPI1 data in.
SDO1	Ŏ	_	Yes	SPI1 data out.
SS1	I/O	ST	Yes	SPI1 slave synchronization or frame pulse I/O.
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.
ASCL1	I/O	ST	No	Alternate synchronous serial clock input/output for I2C1.
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.
TMS		ST	No	JTAG Test mode select pin.
TCK TDI		ST ST	No No	JTAG test clock input pin. JTAG test data input pin.
TDO	Ŏ	_	No	JTAG test data output pin.
PGED	I/O	ST	No	Data I/O pin for programming/debugging communication channel 1.
PGEC1	I	ST	No	Clock input pin for programming/debugging communication channel 1.
PGED2	I/O	ST	No	Data I/O pin for programming/debugging communication channel 2.
PGEC2	I	ST	No	Clock input pin for programming/debugging communication channel 2.
PGED3	I/O	ST	No	Data I/O pin for programming/debugging communication channel 3.
PGEC3		ST	No	Clock input pin for programming/debugging communication channel 3.
		IOS compatik		
		t Trigger inpu horal Din Sol		CMOS levels I = Input P = Power

TABLE 1-1: PINOUT I/O DESCRIPTIONS

© 2007-2012 Microchip Technology Inc.

PPS = Peripheral Pin Select

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Nam	ne	Pin Type	Buffer Type	PPS	Description
VCAP		Р	_	No	CPU logic filter capacitor connection.
Vss		Р	_	No	Ground reference for logic and I/O pins.
VREF+		Ι	Analog	No	Analog voltage reference (high) input.
VREF-		Ι	Analog	No	Analog voltage reference (low) input.
Avdd		Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.
MCLR		I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.
Avss		Р	Р	No	Ground reference for analog modules.
Vdd		Р	_	No	Positive supply for peripheral logic and I/O pins.
Legend:	СМО	S = CM	OS compatit	ole inpu	t or output Analog = Analog input O = Output

I = Input

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select

P = Power

DS70289J-page 12

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (even if the ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")VCAP
- (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins") Additionally, the following pins may be required:

 VREF+/VREF- pins are used when external voltage reference for the ADC module is implemented

Note: The AVDD and AVSS pins must be connected independent of the ADC voltage reference source.


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have a resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the microcontroller. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the microcontroller pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

^{© 2007-2011} Microchip Technology Inc.



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the microcontroller, and the maximum current drawn by the microcontroller in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to Section 22.0 "Electrical Characteristics" for additional information.

DS70289J-page 14

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 19.2 "On-Chip Voltage Regulator"** for details.

2.4 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides for two specific device functions:

- Device Reset
- Device programming and debugging


During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that capacitor C is isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



EXAMPLE OF MCLR PIN CONNECTIONS



VIH and VIL specifications are met.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSP)TM and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the microcontroller as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 3 or MPLAB REAL ICE[™] in-circuit emulator

For more information on MPLAB ICD 3 or MPLAB REAL ICE in-circuit emulator connection requirements, refer to the following documents that are available on the Microchip website.


- "Using MPLAB[®] ICD 3" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) DS51749

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to Section 8.0 "Oscillator Configuration" for details).

The oscillator circuit should be placed on the same side of the board as the microcontroller. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to \leq 8 MHz for start-up with PLL enabled. This means that if the external oscillator frequency is outside this range, the application must start-up in FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or MPLAB REAL ICE in-circuit emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL registers.

The bits in the registers that correspond to the A/D pins that are initialized by MPLAB ICD 3 or MPLAB REAL ICE in-circuit emulator, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When the MPLAB ICD 3 or MPLAB REAL ICE in-circuit emulator is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state.

Alternatively, connect a 1k to 10k resistor between Vss and the unused pins.

DS70289J-page 16

3.0 CPU

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 2. CPU" (DS70204) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 2: Some registers and associated bits
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP202/204 and PIC24HJ16GP304 CPU modules have a 16-bit (data) modified Harvard architecture with an enhanced instruction set and addressing modes. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free, single-cycle program loop constructs are supported using the REPEAT instruction, which is interruptible at any time.

The PIC24HJ32GP202/204 and PIC24HJ16GP304 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the devices are capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1. The programmer's model for the PIC24HJ32GP202/204 and PIC24HJ16GP304 is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be linearly addressed as 32K words or 64 Kbytes using an Address Generation Unit (AGU). The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page register (PSVPAG). The program to data space mapping feature lets any instruction access program space as if it were data space.

The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but this may be used as general purpose RAM.


3.2 Special MCU Features

The PIC24HJ32GP202/204 and PIC24HJ16GP304 devices feature a 17-bit by 17-bit, single-cycle multiplier. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication makes mixed-sign multiplication possible.

The PIC24HJ32GP202/204 and PIC24HJ16GP304 devices support 16/16 and 32/16 integer divide operations. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A multi-bit data shifter is used to perform up to a 16-bit, left or right shift in a single cycle.

© 2007-2011 Microchip Technology Inc.



PIC24HJ32GP202/204 AND PIC24HJ16GP304 CPU CORE BLOCK DIAGRAM

DS70289J-page 18

FIGURE 3-2: PIC24HJ32GP202	2/204 AND PIC24HJ16GP304 PROGRAMMER'S MODEL
	D15 D0
	W0/WREG
	W1
	W2 DO Shadow
	W3 Legend
	W4
	W5
	W6
	W7
	W8 Working Registers
	W9
	W10
	W11
	W12
	W13
	W14/Frame Pointer
	W15/Stack Pointer
	SPLIM Stack Pointer Limit Register
PC22 7 0 TBLPAG Data Tat	PC0 0 Program Counter
70	am Space Visibility Page Address
	15 0 RCOUNT REPEAT Loop Counter
	15 0 CORCON Core Configuration Register
— — — — — — — — — — — — — — — — — — —	DC IPL2 IPL1 IPL0 RA N OV Z C STATUS Register

^{© 2007-2011} Microchip Technology Inc.

3.3 CPU Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above,
	enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en530271

3.3.1 KEY RESOURCES

- Section 2. "CPU" (DS70204)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

3.4 CPU Control Registers

REGISTER 3-1: SR: CPU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	_	_	_			—	DC
bit 15							bit 8
R/W-0	⁽¹⁾ R/W-0 ⁽²⁾	R/W-0 ⁽²⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	Ν	OV	Z	С
bit 7							bit 0
Legend:							
C = Clear	only bit	R = Readable	e bit	U = Unimpler	mented bit, read	as '0'	
S = Set or	nly bit	W = Writable	bit	-n = Value at	POR		
'1' = Bit is	set	'0' = Bit is clea	ared	x = Bit is unk	nown		
bit 15-9	Unimpleme	nted: Read as '	0'				
bit 8	DC: MCU AL	U Half Carry/Bo	orrow bit				
	of the re 0 = No carry data) of	sult occurred y-out from the 4 the result occur	th low-order b red	bit (for byte siz	data) or 8th low- ed data) or 8th		
bit 7-5	IPL<2:0>: C	PU Interrupt Pri	ority Level Sta	atus bits ⁽²⁾			
	100 = CPU 011 = CPU 010 = CPU 001 = CPU	nterrupt Priority nterrupt Priority nterrupt Priority nterrupt Priority nterrupt Priority nterrupt Priority	Level is 4 (12 Level is 3 (11 Level is 2 (10 Level is 1 (9)	2))))			
bit 4		Loop Active bit					
		loop in progress loop not in prog					
bit 3	N: MCU ALU	J Negative bit					
	1 = Result w	as negative as non-negative	e (zero or posi	itive)			
bit 2		U Overflow bit					
	This bit is use causes the s	ed for signed ari ign bit to chang / occurred for sig	thmetic (2's co e state.		indicates an ove netic operation)		agnitude which
bit 1	Z: MCU ALU	Zero bit					
					e time in the parts of the parts of the parts of the part of the p		sult)
bit 0	C: MCU ALU	J Carry/Borrow	bit				
	1 = A carry-c		st Significant h	oit (MCb) of the		1	
	0 = No carry	out from the Mos -out from the Mo					
Note 1:	0 = No carry The IPL<2:0> bits Level. The value i IPL<3> = 1.	out from the Me	ost Significant ted with the IP	bit of the resu PL<3> bit (COF	It occurred RCON<3>) to for	m the CPU Int	

 $\ensuremath{\textcircled{}^{\circ}}$ 2007-2011 Microchip Technology Inc.

REGISTER 3-	2: CORC	ON: CORE C		EGISTER			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
_	—		—	IPL3 ⁽¹⁾	PSV	—	
bit 7				•			bit 0
Legend:		C = Clear only	y bit				
R = Readable b	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is cleare	ed	'x = Bit is unk	nown	U = Unimpler	mented bit, read	l as '0'	
bit 15-4 bit 3	IPL3: CPU In 1 = CPU inter	ted: Read as ' terrupt Priority rupt priority lev	Level Status b el is greater tl	nan 7			
bit 2	PSV: Program	rupt priority lev n Space Visibili space visible in	ty in Data Spa data space	ice Enable bit			
	•	space not visib	•	ce			

bit 1-0 Unimplemented: Read as '0'

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

3.5 Arithmetic Logic Unit (ALU)

The Arithmetic Logic Unit (ALU) is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. The ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register depending on the operation. The C and DC Status bits operate as Borrow and Digit Borrow bits respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for more information on the SR bits affected by each instruction.

The CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and a support hardware for 16-bit divisor division.

3.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes.

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. A 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.5.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. and a negative value shifts the operand left. A value of '0' does not modify the operand.

NOTES:

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual", "Section 4. Program Memory" (DS70202), which is available from the Microchip website (www.microchip.com).

The PIC24HJ32GP202/204 and PIC24HJ16GP304 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The devices program address memory space is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory maps for the PIC24HJ32GP202/204 and PIC24HJ16GP304 devices are shown in Figure 4-1.




FIGURE 4-1: PROGRAM MEMORY FOR PIC24HJ32GP202/204 AND PIC24HJ16GP304 DEVICES

© 2007-2011 Microchip Technology Inc.

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (See Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

The devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). Section 7.1 "Interrupt Vector Table" provides a more detailed discussion of the interrupt vector tables.




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The CPU has a separate 16 bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to the bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").

PIC24HJ32GP202/204 and PIC24HJ16GP304 devices implement up to 2 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16 bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] devices and improve data space memory usage efficiency, the PIC24HJ32GP202/204 and PIC24HJ16GP304 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or when translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the instruction occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the PIC24HJ32GP202/204 and PIC24HJ16GP304 core and peripheral modules to control the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A complete listing of implemented SFRs, including their addresses, is shown in Table 4-1 through Table 4-22.

Note:	The actual set of peripheral features and
	interrupts varies by the device. Refer to
	the corresponding device tables and
	pinout diagrams for device-specific
	information.

4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the Near Data Space. Locations in this space are directly addressable via 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an address pointer.




FIGURE 4-3: DATA MEMORY MAP FOR PIC24HJ32GP202/204 AND PIC24HJ16GP304 DEVICES WITH 2 KB RAM

4.3 Program Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access
	the product page using the link above,
	enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en530271

4.3.1 KEY RESOURCES

- Section 4. "Program Memory" (DS70202)
- · Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

TABLE 4-1:		CPU CORE REGISTERS MAP	REGIST	ERS M	AP													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREGO	0000								Working Register 0	gister 0								0000
WREG1	0002								Working Register 1	gister 1								0000
WREG2	0004								Working Register 2	gister 2								0000
WREG3	9000								Working Register 3	gister 3								0000
WREG4	0008								Working Register 4	gister 4								0000
WREG5	000A								Working Register 5	gister 5								0000
WREG6	000C								Working Register 6	gister 6								0000
WREG7	000E								Working Register 7	gister 7								0000
WREG8	0010								Working Register 8	gister 8								0000
WREG9	0012								Working Register 9	gister 9								0000
WREG10	0014								Working Register 10	lister 10								0000
WREG11	0016								Working Register 11	lister 11								0000
WREG12	0018								Working Register 12	lister 12								0000
WREG13	001A								Working Register 13	lister 13								0000
WREG14	001C								Working Register 14	lister 14								0000
WREG15	001E								Working Register 15	lister 15								0800
SPLIM	0020							Stac	Stack Pointer Limit Register	nit Register								XXXX
PCL	002E							Program	Program Counter Low Word Register	v Word Reg	ister							0000
PCH	0030	Ι	Ι	Ι	Ι	Ι			Ι			Program	1 Counter H	Program Counter High Byte Register	gister			0000
TBLPAG	0032	Ι	Ι	Ι	Ι	Ι	I		Ι			Table Ps	age Addres:	Table Page Address Pointer Register	gister			0000
PSVPAG	0034	Ι	Ι	Ι	Ι	Ι			Ι		Prograi	Program Memory Visibility Page Address Pointer Register	Visibility Pa	ge Address	Pointer Re	gister		0000
RCOUNT	0036							Repe	Repeat Loop Counter Register	nter Registe	ir							XXXX
SR	0042	I							DC	IPL2	IPL1	IPL0	RA	z	٥٧	Z	c	0000
CORCON	0044	I	I		Ι	Ι			I		I	Ι		IPL3	PSV	Ι	I	0000
DISICNT	0052	Ι	I						Disable	Interrupts	Disable Interrupts Counter Register	gister						XXXX
Legend: ×	c = unknown	\mathbf{x} = unknown value on Reset, — = unimplemented, read as	set, = unii	mplemente	∋d, read as		values are	shown in h	^{'0'} . Reset values are shown in hexadecimal.									

 $\ensuremath{\textcircled{}^{\circ}}$ 2007-2011 Microchip Technology Inc.

Special Function Register Maps

4.4

TABLE	: 4-2 :	CHA	TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJ32GP202	DTIFICA	TION RE	EGISTE	R MAP	FOR PI	C24HJ3.	2GP202								
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1		CN15IE	0060 CN15IE CN14IE CN13IE	CN13IE	CN12IE	CN11IE		Ι	1	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CNOIE	0000
CNEN2	0062	Ι	CN30IE	CN29IE	I	CN27IE	Ι	Ι	CN24IE	CN23IE	CN22IE	CN21IE	I	-	-	Ι	CN16IE	0000
CNPU1	0068	CN15PUE	CNPU1 0068 CN15PUE CN14PUE CN13PUE CN12PUE CN11	CN13PUE	CN12PUE	CN11PUE	1	I	1	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN7PUE CN6PUE CN5PUE CN4PUE CN3PUE CN2PUE CN1PUE CN0PUE	CN1PUE	CNOPUE	0000
CNPU2	006A	Ι	CN30PUE	CN30PUE CN29PUE	Ι	CN27PUE	I	Ι	CN24PUE	CN24PUE CN23PUE CN22PUE CN21PUE	CN22PUE	CN21PUE	Ι	-	-	Ι	CN16PUE	0000
Legend:		unknown vé	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	et, — = unin	nplemented	, read as '0'	. Reset val	ues are sho	own in hexac	decimal.								

CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJ32GP204 AND PIC24HJ16GP304

PIC24HJ32GP202/204 AND PIC24HJ16GP304

0000

CN17PUE **CN1PUE** CN17IE CN1IE Bit 1

CN18PUE **CN2PUE** CN18IE **CN2IE** Bit 2

CN20PUE CN19PUE

CN21PUE CN5PUE CN21IE CN5IE Bit 5

CN30PUE CN29PUE CN28PUE CN27PUE CN26PUE CN25PUE CN24PUE CN23PUE CN22PUE

m x = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal

CN3PUE CN19IE **CN3IE** Bit 3

CN4PUE **CN20IE** CN4IE Bit 4

CN6PUE CN22IE CN6IE Bit 6

CN7PUE CN23IE **CN7IE** Bit 7

CN8PUE CN24IE **CN8IE** Bit 8

CN9PUE CN25IE CN9IE Bit 9

> CN10IE **CN26IE**

CN11IE CN27IE

CN12IE CN28IE

CN13IE CN29IE

CN15IE 15

> 0900 0062

CNEN1

CN30IE CN14IE Bit 14

I

CNEN2 CNPU1 CNPU2 Legend:

Bit 10

Bit 11

Bit 12

Bit 13

ΒÏ

SFR Addr

SFR Name

TABLE 4-3:

CN14PUE CN13PUE CN12PUE CN11PUE CN10PUE

CN15PUE

0068

I

006A

CNOPUE CN16PUE

CN16IE CNOIE Bit 0

All Resets

0000 0000 0000

TABLE 4-4:	4-4:	INTE	RUPT	CONT	INTERRUPT CONTROLLER RE	REGIST	GISTER MAP	٩P										
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	I	I	I	I		1	I	I	DIVOERR	I	MATHERR	ADDRERR	STKERR	OSCFAIL	I	0000
INTCON2	0082	ALTIVT	DISI	Ι	-	Ι	Ι	-	Ι	Ι	-	Ι	Ι	Ι	INT2EP	INT1EP	INTOEP	0000
IFS0	0084	I	I	AD1IF	U1TXIF	U1RXIF	SPI11F	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	Ι	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	I	I	INT2IF	I	Ι			I	IC8IF	IC7IF	I	INT1IF	CNIF		MI2C1IF	SI2C1IF	0000
IFS4	008C	I	I	Ι	I	Ι			I	I	Ι	I	I	I		U1EIF		0000
IEC0	0094	I	I	AD1IE	U1TXIE	U1RXIE	SP111E	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	I	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	9600	I	I	INT2IE	I	I			I	IC8IE	IC7IE	I	INT1IE	CNIE		MI2C1IE	SI2C1IE	0000
IEC4	009C	I		I	I	I			I	I	Ι	I	I	I		U1EIE		0000
IPC0	00A4	I		T1IP<2:0>		I	5	OC1IP<2:0>		I		IC1IP<2:0>		I	4	INT0IP<2:0>		4444
IPC1	00A6			T2IP<2:0>		Ι	5	OC2IP<2:0>		Ι		IC2IP<2:0>		Ι		1		4440
IPC2	00A8	I		U1RXIP<2:0>	<u> </u>	I	55	SP111P<2:0>	^	I		SPI1EIP<2:0>	^	I		T3IP<2:0>		4444
IPC3	00AA		Ι	Ι	I	Ι	Ι	Ι	Ι	Ι		AD11P<2:0>		Ι	U1	U1TXIP<2:0>		0044
IPC4	00AC			CNIP<2:0>		Ι	Ι	Ι	Ι	Ι	4	MI2C1IP<2:0>	^	Ι	SIS	SI2C1IP<2:0>		4044
IPC5	00AE			IC8IP<2:0>	^	Ι		IC7IP<2:0>		Ι	Ι	Ι	Ι	Ι	IN	INT1IP<2:0>		4404
IPC7	00B2		Ι	Ι	I	Ι	Ι	Ι	Ι	Ι		INT2IP<2:0>		Ι	Ι	I		0040
IPC16	00C4		Ι	Ι	I	Ι	Ι	Ι	Ι	Ι		U1EIP<2:0>		Ι	Ι	I		0040
INTTREG	00E0		I	Ι	I		ILR<3:0>	3:0>		Ι			VE	VECNUM<6:0>				0000
Legend:	x = ur	aknown va	lue on Res	et, — = uni.	${f x}$ = unknown value on Reset, — = unimplemented, read		Reset val	as '0'. Reset values are shown in hexadecimal.	own in hey	kadecimal.								

© 2007-2011 Microchip Technology Inc.

· · · · · · · · · · · · · · · · · · ·																		
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Timer1 Register								0000
PR1	0102								Period R	Period Register 1								FFFF
T1CON	0104	TON	Ι	TSIDL	I	I		I	I	Ι	TGATE	TCKPS<1:0>	<1:0>	I	TSYNC	TCS	I	0000
TMR2	0106				-				Timer2	Timer2 Register								0000
TMR3HLD	0108						Time	r3 Holding F	Register (for	- 32-bit timer	Timer3 Holding Register (for 32-bit timer operations only)	(Aluc						XXXX
TMR3	010A								Timer3	Timer3 Register								0000
PR2	010C								Period R	Period Register 2								FFFF
PR3	010E								Period R	Period Register 3								FFFF
T2CON	0110	TON	Ι	TSIDL	I	I	I	I	I	Ι	TGATE	TCKPS<1:0>	<1:0>	T32	I	TCS	Ι	0000
T3CON	0112	TON	Ι	TSIDL	Ι		-			Ι	TGATE	CKPS<1:0>	<1:0>			TCS	-	0000
Legend:	x = unknc	\mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	n Reset, –	– = unimple	mented, re;	ad as '0'. R	eset values	are shown	in hexade	cimal.								
TABLE 4-6:		INPUT CAPTURE REGISTER MA	:APTUF	REG	ISTER I	МАР												
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140							=	nput 1 Capt	Input 1 Capture Register	-							XXXX
IC1CON	0142	Ι		ICSIDL		Ι	-			ICTMR	ICI<1:0>	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144							-	nput 2 Capt	Input 2 Capture Register	5							XXXX
IC2CON	0146	Ι	I	ICSIDL	Ι	Ι	Ι	Ι	Ι	ICTMR	ICI<1:0>	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158							-	nput 7 Capt	Input 7 Capture Register	L							XXXX
IC7CON	015A	Ι	Ι	ICSIDL	Ι		-			ICTMR	ICI<1:0>	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8Capt	Input 8Capture Register								XXXX

DS70289J-page 32

OC1R

PIC24HJ32GP202/204 AND PIC24HJ16GP304

All Resets

Bit 0

Bit 1

Bit 2

Bit 3

Bit 4

ŝ

Ë

Bit 6

Bit 7

Bit 8

Bit 9

Bit 10

Bit 11

72

Bit

13

Βï

4

Ë

15

Ë

SFR Addr

TABLE 4-7:

Output Compare 1 Secondary Register

Output Compare 1 Register

Output Compare 2 Secondary Register

1

OCSIDL

0184

OC1CON

0180 0182

OC1RS

Output Compare 2 Register

XXXX

0000

OCM<2:0>

OCTSEL

OCFLT

0000

OCM<2:0>

OCTSEL

OCFLT

I

I

I

I

I

I

OCSIDL

I

I

Legend:

OC2CON

0188 018A

0C2R

0186

OC2RS

 \mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

XXXXX

0000

ICM<2:0>

ICBNE

ICOV

ICI<1:0>

ICTMR

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

ICSIDL

1

015E

IC8CON

Legend:

OUTPUT COMPARE REGISTER MAP

TABLE 4-8:	-8:	12C1 REGISTER MAP	GISTE	RAP														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
I2C1RCV	0200	I		I	I	I		I	I				Receive Register	Register				0000
I2C1TRN	0202	I	I	I	I	I		I	I				Transmit Register	Register				00FF
I2C1BRG	0204	I	I	I	I	I		I				Baud Rati	Baud Rate Generator Register	. Register				0000
I2C1CON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	NES	1000
I2C1STAT	0208	ACKSTAT	TRSTAT		-	I	BCL	GCSTAT	ADD10	IWCOL	I2COV	∀ [−] 0	Ч	S	R_W	RBF	TBF	0000
I2C1ADD	020A	Ι			-	Ι						Address Register	Register					0000
I2C1MSK	020C	Ι			-	I						Address Mask Register	sk Register					0000
Legend:	x = unk	\mathbf{x} = unknown value on Reset, — = unimplemented, read	on Reset, –	– = unimplei	mented, reá		eset values	as '0'. Reset values are shown in hexadecimal	in hexade	cimal.								
TABLE 4-9:	: <u>-</u> 0:	UART1	REGIST	UART1 REGISTER MAP	٩													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
U1MODE	0220	UARTEN	I	NSIDL	IREN	RTSMD	I	UEN1	UENO	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL<1:0>	-<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110

© 2007-2011 Microchip Technology Inc.

	Auur																	RESELS
U1MODE	0220	J1MODE 0220 UARTEN	I	NSIDL	IREN	RTSMD	1	UEN1	UENO	WAKE	UEN1 UEN0 WAKE LPBACK ABAUD URXINV BRGH	ABAUD	URXINV	BRGH	PDSEL	PDSEL<1:0> STSEL	STSEL	0000
U1STA	0222	0222 UTXISEL1 UTXINV UTXISELC	UTXINV	UTXISELO	Ι	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	XBRK UTXEN UTXBF TRMT URXISEL<1:0>	ADDEN RIDLE	RIDLE	PERR	FERR	OERR	FERR OERR URXDA	0110
U1TXREG 0224	0224	-		1	I	Ι						UART T	UART Transmit Register	jister				XXXX
U1RXREG 0226	0226	-		1	I	Ι						UART F	UART Receive Register	ister				0000
U1BRG	0228							Bauc	d Rate Gen	Baud Rate Generator Prescaler	aler							0000
Legend:	x = unk	Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	n Reset, –	– = unimplem	iented, reć	ad as '0'. R€	set values	are show	n in hexad	ecimal.								

TABLE 4	4-10:	SPI1 R	TABLE 4-10: SPI1 REGISTER MAP	RAP														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13 Bit 12	Bit 12	Bit 11	Bit 11 Bit 10 Bit 9	Bit 9	Bit 8 Bit 7	Bit 7	Bit 6 Bit 5	Bit 5	Bit 4	Bit 4 Bit 3 Bit 2		Bit 1	Bit 0	All Resets
SPI1STAT 0240 SPIEN	0240	SPIEN	Ι	SPISIDL	1		I	I	1	1	SPIROV	1	I	1	1	SPITBF SPIRBF		0000
SPI1CON1 0242	0242	Ι	Ι	I	DISSCK	DISSDO	DISSDO MODE16 SMP		CKE	SSEN	CKP MSTEN	MSTEN		SPRE<2:0>		ЭЫdd	PPRE<1:0>	0000
SP11CON2	0244	SPI1CON2 0244 FRMEN	SPIFSD FRMPOL	FRMPOL	Ι	Ι	Ι	I	I	I	Ι	I		I	I	FRMDLY	Ι	0000
SPI1BUF 0248	0248							SPI1 Transi	SPI1 Transmit and Receive Buffer Register	eive Buffer I	Register							0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Legend:

TABLE 4-11 :	4-11:	PERI	PHERAI	PERIPHERAL PIN SELECT INPU	ELECT	NPUT R	T REGISTER MAP	ER MAP										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680			Ι			INT1R<4:0>			Ι							I	1F00
RPINR1	0682													=	INT2R<4:0>			001F
RPINR3	0686					T	T3CKR<4:0>							T	T2CKR<4:0>			lflf
RPINR7	068E						IC2R<4:0>								IC1R<4:0>			lflf
RPINR10	0694						IC8R<4:0>								IC7R<4:0>			lflf
RPINR11	0690													0	OCFAR<4:0>	^		001F
RPINR18	06A4					, U	U1CTSR<4:0>	٨							U1RXR<4:0>	•		lFlF
RPINR20	06A8					S	SCK1R<4:0>							CO.	SDI1R<4:0>			lflf
RPINR21	06AA													57	SS1R<4:0>			001F
Legend:	IN = X	Iknown val	ue on Rese	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	plemented,	read as '0'.	Reset valu	es are show	in in hexad	ecimal.								

DS70289J-page 34

All Resets 0000 0000 0000 0000 0000 0000 0000 0000 Bit 0 Bit 1 RP12R<4:0> RP14R<4:0> RP10R<4:0> RP2R<4:0> RP0R<4:0> RP4R<4:0> RP6R<4:0> RP8R<4:0> Bit 2 Bit 3 Bit 4 Bit 5 I I l 1 I PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ32GP202 Bit 6 I I l I 1 Bit 7 T T Т L I T T — = unimplemented, read as '0'. Reset values are shown in hexadecimal. I Bit 8 Bit 9 RP15R<4:0> RP11R<4:0> RP13R<4:0> RP3R<4:0> RP5R<4:0> RP1R<4:0> RP7R<4:0> RP9R<4:0> Bit 10 Bit 11 Bit 12 Bit 13 I I L 1 1 x = unknown value on Reset, Bit 14

I L

I

0000 06C2 06C4 06C6

RPOR0 **RPOR1** 1

RPOR2 RPOR3

T

Bit 15

Addr

File Name

TABLE 4-12:

1

06CA 06CC 06CE

RPOR5 RPOR6

06C8

RPOR4

1

Legend:

RPOR7

I

© 2007-2011 Microchip Technology Inc.

TABLE 4-13:	4-13:	PERIF	PERIPHERAL PIN SELECT OUT	. PIN SE	ELECT C	DUTPUT	PUT REGISTER MAP FOR PIC24HJ32GP204 AND PIC24HJ16GP304	TER MA	P FOR	PIC24H	J32GP2	204 ANE	PIC24	HJ16GP	304			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	I	I	Ι			RP1R<4:0>			I	I	I			RP0R<4:0>			0000
RPOR1	06C2		I	Ι			RP3R<4:0>					I			RP2R<4:0>			0000
RPOR2	06C4	I	I	I			RP5R<4:0>			I	I	I			RP4R<4:0>			0000
RPOR3	06C6	I	I	I			RP7R<4:0>			I	I	I			RP6R<4:0>			0000
RPOR4	06C8	I		I			RP9R<4:0>			I	I	1			RP8R<4:0>			0000
RPOR5	06CA			I		Ľ	RP11R<4:0>					I		Ц	RP10R<4:0>	•		0000
RPOR6	06CC		I	I		Ľ	RP13R<4:0>					I		Ц	RP12R<4:0>	•		0000
RPOR7	06CE	I	I	I			RP15R<4:0>			I	I	I		Ľ	RP14R<4:0>			0000
RPOR8	06D0	I		I			RP17R<4:0>			I	I	1		Ľ	RP16R<4:0>	•		0000
RPOR9	06D2	I		I			RP19R<4:0>			I	I	1		Ľ	RP18R<4:0>	•		0000
RPOR10	06D4			I		Ľ	RP21R<4:0>					I		Ц	RP20R<4:0>	•		0000
RPOR11	06D6		I	I		Ľ	RP23R<4:0>					I		Ц	RP22R<4:0>	•		0000
RPOR12	06D8	I		1			RP25R<4:0>			I	I	I		Ľ	RP24R<4:0>			0000
Legend:	un = x	known valu	e on Reset,	= unimp	olemented, I	read as '0'.	${f x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	s are show	n in hexad€	scimal.								

TABLE 4-14 :		ADC1 R	EGISTE	ER MAP	ADC1 REGISTER MAP FOR PIC	324HJ3;	2GP204	AND P	24HJ32GP204 AND PIC24HJ16GP304	6GP30	4							
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data Buffer 0	Buffer 0								XXXX
ADC1BUF1	0302								ADC Data Buffer 1	Buffer 1								XXXX
ADC1BUF2	0304								ADC Data Buffer 2	Buffer 2								XXXX
ADC1BUF3	0306								ADC Data Buffer 3	Buffer 3								XXXX
ADC1BUF4	0308								ADC Data Buffer 4	Buffer 4								XXXX
ADC1BUF5	030A								ADC Data Buffer 5	Buffer 5								XXXX
ADC1BUF6	030C								ADC Data Buffer 6	Buffer 6								XXXX
ADC1BUF7	030E								ADC Data Buffer 7	Buffer 7								XXXX
ADC1BUF8	0310								ADC Data Buffer 8	Buffer 8								XXXX
ADC1BUF9	0312								ADC Data Buffer 9	Buffer 9								XXXX
ADC1BUFA	0314								ADC Data Buffer 10	3uffer 10								XXXX
ADC1BUFB	0316								ADC Data Buffer 11	Buffer 11								XXXX
ADC1BUFC	0318								ADC Data Buffer 12	3uffer 12								XXXX
ADC1BUFD	031A								ADC Data Buffer 13	3uffer 13								XXXX
ADC1BUFE	031C								ADC Data Buffer 14	3uffer 14								XXXX
ADC1BUFF	031E								ADC Data Buffer 15	3uffer 15								XXXX
AD1CON1	0320	ADON	Ι	ADSIDL	Ι	Ι	AD12B	FORM	FORM<1:0>	S	SSRC<2:0>		Ι	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322		VCFG<2:0>		Ι	Ι	CSCNA	CHPS<1:0>	<1:0>	BUFS	I		SMPI<3:0>	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	Ι	Ι		S,	SAMC<4:0>						ADCS<7:0>	<0:7>				0000
AD1CHS123	0326	Ι	Ι	Ι	—	Ι	CH123NB<1:0>	B<1:0>	CH123SB	Ι	Ι	Ι	Ι	Ι	CH123NA<1:0>	IA<1:0>	CH123SA	0000
AD1CHS0	0328	CHONB	Ι			Ċ	CH0SB<4:0>			CHONA	I			С	CH0SA<4:0>	۸		0000
AD1PCFGL	032C	Ι	Ι		PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	Ι	Ι		CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
Legend:	x = unkn	own value (on Reset, –	– = unimple	${ m x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	1 as '0'. Ret	set values a	tre shown in	n hexadecim	ıal.								

L

DS70289J-page 36

TABLE 4-15:		ADC1 REGISTER MAP FOR PI	EGISTE	ER MAP	FOR P	IC24HJ	C24HJ32GP202	12										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data Buffer 0	Buffer 0								XXXX
ADC1BUF1	0302								ADC Data Buffer 1	Buffer 1								XXXX
ADC1BUF2	0304								ADC Data Buffer 2	Buffer 2								XXXX
ADC1BUF3	0306								ADC Data Buffer 3	Buffer 3								XXXX
ADC1BUF4	0308								ADC Data Buffer 4	Buffer 4								XXXX
ADC1BUF5	030A								ADC Data Buffer 5	Buffer 5								XXXX
ADC1BUF6	030C								ADC Data Buffer 6	Buffer 6								XXXX
ADC1BUF7	030E								ADC Data Buffer 7	Buffer 7								XXXX
ADC1BUF8	0310								ADC Data Buffer 8	Buffer 8								XXXX
ADC1BUF9	0312								ADC Data Buffer 9	Buffer 9								XXXX
ADC1BUFA	0314								ADC Data Buffer 10	Buffer 10								XXXX
ADC1BUFB	0316								ADC Data Buffer 11	Buffer 11								XXXX
ADC1BUFC	0318								ADC Data Buffer 12	Buffer 12								XXXX
ADC1BUFD	031A								ADC Data Buffer 13	Buffer 13								XXXX
ADC1BUFE	031C								ADC Data Buffer 14	Buffer 14								XXXX
ADC1BUFF	031E								ADC Data Buffer 15	Buffer 15								XXXX
AD1CON1	0320	ADON		ADSIDL	Ι		AD12B	FORM	FORM<1:0>	S	SSRC<2:0>		Ι	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	1	VCFG<2:0>	~	Ι	Ι	CSCNA	CHPS	CHPS<1:0>	BUFS	Ι		SMPI<3:0>	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC		Ι			SAMC<4:0>						ADCS	ADCS<7:0>				0000
AD1CHS123	0326				I		CH123NB<1:0>		CH123SB		I		I		CH123NA<1:0>		CH123SA	0000
AD1CHS0	0328	CHONB		I		0	CH0SB<4:0>	^		CHONA	I	I		0	CH0SA<4:0>	<u>م</u>		0000
AD1PCFGL	032C				PCFG12	PCFG11	PCFG10	PCFG9	I			PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330				CSS12	CSS11	CSS10	CSS9	I			CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
Legend:	x = unknc	own value c	n Reset, –	– = unimple	smented, re	з ad as '0'. F	Reset value	s are showr	\mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	simal.								

<u>n</u>
Δ
G
Ñ
e
⊋
Ξ,
4
й
<u>0</u>
Δ
\sim
Ř
0
ш
Δ
∡
ŝ.
2
2
ш
F
Ś
7
Ö
Щ
Ω
~
Ù
ŏ
4

 $\ensuremath{\textcircled{}^{\circ}}$ 2007-2011 Microchip Technology Inc.

0 Bit 9 Bit 8 Bit 7	÷	t 11 Bit 10	Bit 12 Bit 11 Bit 10	Bit 11	Bit 12 Bit 11	Bit 13 Bit 12 Bit 11
			· 			
		-				
alues are shown in hexadecimal.	et vi	s '0'. Rese	mented, read as '0'. Res	 -= unimplemented, read as '0'. Reset values are shown in hexadecimal. 	n Reset, — = unimplemented, read as '0'. Rese	\mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Res
PIC24HJ32GP204 AND PIC24HJ16GP304	132	;24HJ	P FOR PIC24HJ	ER MAP FOR PIC24HJ	REGISTER MAP FOR PIC24HJ	PORTA REGISTER MAP FOR PIC24HJ
10 Bit 9 Bit 8 Bit 7	Bit 10	t 11	Bit 12 Bit 11	Bit	Bit 12 Bit	Bit 13 Bit 12 Bit
A10 TRISA9 TRISA8 TRISA7	TRISA10					
10 RA9 RA8 RA7	RA10	I				-
410 LATA9 LATA8 LATA7	LATA10	1				
A10 ODCA9 ODCA8 ODCA7	ODCA10	I			-	
			٩	TER MAP	REGISTER MAP	PORTB REGISTER MAP
10 Bit 9 Bit 8 Bit 7	Bit 10	t 11	Bit 12 Bit 11	ä	Bit 12 Bi	Bit 13 Bit 12 B
B10 TRISB9 TRISB8 TRISB7	TRISB10	SB11	TRISB12 TRISB11		TRISB13 TRISB12	TRISB12
10 RB9 RB8 RB7	RB10	B11	RB12 RB11		RB12	RB13 RB12
B10 LATB9 LATB8 LATB7	LATB10	TB11	LATB12 LATB11		LATB12	LATB13 LATB12
ODCB10 ODCB9 ODCB8 ODCB7	ODC		ODCB12 ODCB11	ODCB11	ODCB12 ODCB11	ODCB13 ODCB12 ODCB11
alues are shown in hexadecimal for	<u>بر</u>	s '0'. Rese	mented, read as '0'. Rese	-= unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.		\mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Rese
PIC24HJ32GP204 AND PIC24HJ16GP304	132	224H.	P FOR PIC24H	FER MAP FOR PIC24H	REGISTER MAP FOR PIC24H	PORTC REGISTER MAP FOR PIC24H.
Bit 10 Bit 9 Bit 8 Bit 7	Bit		Bit 12 Bit 11	Bit 11	Bit 12 Bit 11	Bit 13 Bit 12 Bit 11
- TRISC9 TRISC8 TRISC7	I		1			
- RC9 RC8 RC7	I	1				
- LATC9 LATC8 LATC7				-		
- ODCC9 ODCC8 ODCC7		Ι		-		

DS70289J-page 38

PIC24HJ32GP202/204 AND PIC24HJ16GP304

	Bit 3	SLEE	Ч		^		
	Bit 4	WDTO	I		PLLDIV<8:0>		
	Bit 5	SWDTEN	LOCK	I			
	Bit 6	SWR	CLKLOCK IOLOCK	:T<1:0>		-	
	Bit 7	EXTR	CLKLOCK	PLLPOST<1:0>		Ι	decimal. et.
	Bit 8	CM VREGS	_	^		Ι	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal RCON register Reset values dependent on type of Reset. OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.
	Bit 9	CM	NOSC<2:0>	FRCDIV<2:0>	Ι	Ι	ues are sho its and by t
Р	Bit 10	I	_	ш	Ι	Ι	. Reset val iguration b
ER MA	Bit 11	Ι		DOZEN	Ι	Ι	read as ' ₀ ' Reset. FOSC Conf
REGIST	Bit 12	I		•	Ι	Ι	olemented, on type of ent on the F
ITROL	Bit 13	I	COSC<2:0>	DOZE<2:0>			— = unim dependent es depend
SYSTEM CONTROL REGISTER MAP	Bit 14	IOPUWR)]			e on Reset, set values o Reset valu
SYSTE	Bit 15	TRAPR	Ι	ROI	Ι	Ι	nown value register Re DN register
	Addr	0740	0742	0744	0746	0748	× = unk RCON OSCCC
TABLE 4-20	File Name	RCON	OSCCON	CLKDIV	PLLFBD	OSCTUN	Legend: Note 1: 2:
© 2	007-20)11	Mic	rocl	hip	Тес	chnology Inc.

0300**(2)**

OSWEN

LPOSCEN BOR Bit 1

PLLPRE<4:0>

TUN<5:0>

3040 0030 0000

AII Resets (1) XXXXX

> Bit 0 POR

Bit 2 IDLE I

БР ę

ш

TABLE 4-21: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	File Name Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 12	Bit 11	Bit 10	Bit 9	Bit 10 Bit 9 Bit 8 Bit 7	Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3 Bit 2	Bit 2	Bit 1	Bit 0	All Resets
NVMCON 0760 WR WREN WRER	0260	WR	WREN	WRERR							ERASE				NVMOP<3:0>	P<3:0>		(I) ₀₀₀₀
NVMKEY 0766	0766	Ι	Ι	I	Ι		I	I	Ι				NVMKEY<7:0>	:Y<7:0>				0000
Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.	x = unkn Reset va	own value	on Reset, - is for POR	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory wr	emented, re on other R€	ad as '0'. R set states i	eset values s dependen	are shown it on the sta	in hexaded the of memo	imal. ry write or	erase opera	ations at th∈	time of Re	set.				

PMD REGISTER MAP TABLE 4-22:

								idecimal.	own in hexa	l as '0'. Reset values are shown in hexadecimal	n'. Reset va	, read as '0	\mathbf{x} = unknown value on Reset, — = unimplemented, reac	, — = unim	en Reset	Jown value	x = unki	Legend:
0000	OC2MD OC1MD 0000	OC2MD	Ι	Ι	Ι	Ι	Ι	Ι	IC2MD IC1MD	IC2MD	Ι	Ι	Ι	Ι	IC7MD	0772 IC8MD IC7MD	0772	PMD2
0000	AD1MD 00000	Ι	1	SPI1MD		U1MD	Ι	I2C1MD		1		T1MD	T2MD	T3MD	I		0270	PMD1
All Resets	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	it 11 Bit 10	Ξ	Bit 12	Bit 13	Bit 14	Bit 15	Addr	File Name Addr Bit 15 Bit 14 Bit 13 Bit 12

PIC24HJ32GP202/204 AND PIC24HJ16GP304

4.4.1 SOFTWARE STACK

In addition to its use as a working register, the W15 register is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-4. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.


Note:	A PC push during exception processing
	concatenates the SRL register to the MSB
	of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. Similarly, the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word aligned.

When an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x1000 in RAM, initialize the SPLIM with the value 0x0FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be lesser than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.4.2 DATA RAM PROTECTION FEATURE

The PIC24H product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-23 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2 where:

Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb.

Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- · 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

TABLE 4-23: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA.)
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

4.5.3 MOVE (MOV) INSTRUCTION

Move instructions provide a greater degree of addressing flexibility than the other instructions. In addition to the Addressing modes supported by most MCU instructions, MOV instructions also support Register Indirect with Register Offset Addressing mode. This is also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing mode specified in the instruction can differ
	for the source and the destination EA.
	However, the 4-bit Wb (Register Offset)
	field is shared by both source and
	destination (but typically only used by
	one).

In summary, move instructions support the following addressing modes:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.5.4 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD ACC, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

^{© 2007-2011} Microchip Technology Inc.

4.6 Interfacing Program and Data Memory Spaces

The device architecture uses a 24-bit-wide program space and a 16 bit wide data space. The architecture is also a modified Harvard scheme, which means that the data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. The application can only access the least significant word of the program word.

4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-24 and Figure 4-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

	Access		Progra	m Space /	Address	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>		0
(Code Execution)			0xx xxxx x	xxx xxx	x xxxx xxx0	
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		0	xxx xxxx	xxxx xx	xx xxxx xxxx	
	Configuration	TB	LPAG<7:0>		Data EA<15:0>	
		1xxx xxxx xxxx xxxx xxxx xxxx				
Program Space Visibility	User	0	PSVPAG<	7:0>	Data EA<14:	0>(1)
(Block Remap/Read)		0	XXXX XXX	x	xxx xxxx xxxx	xxxx

TABLE 4-24: PROGRAM SPACE ADDRESS CONSTRUCTION

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

Program Counter⁽¹⁾ Program Counter 0 0 23 bits ΕA /0 Table Operations⁽²⁾ TBLPAG 1/0 8 bits 16 bits 1 24 bits Select 1 ΕA 0 Program Space Visibility⁽¹⁾ 0 PSVPAG (Remapping) 8 bits 15 bits i. 23 bits User/Configuration Byte Select Space Select Note 1: The Least Significant bit (LSb) of program space addresses is always fixed as '0' to maintain word alignment of data in the program and data spaces. 2: Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

FIGURE 4-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION

© 2007-2011 Microchip Technology Inc.

4.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method to read or write the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only methods to read or write the upper 8 bits of a program space word as data.

The PC is incremented by 2 for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16 bit wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word sized (16-bit) data to and from program space. Both function as either byte or word operations.

• TBLRDL (Table Read Low): In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.

• TBLRDH (Table Read High): In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.

In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, as in the TBLRDL instruction. Note that the data will always be '0' when the upper 'Phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-6: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

DS70289J-page 44

4.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to the stored constant data from the data space without the need to use special instructions (such as TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-7), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction using PSV to access data to execute in a single cycle.




FIGURE 4-7: PROGRAM SPACE VISIBILITY OPERATION

© 2007-2011 Microchip Technology Inc.

NOTES:

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 4. Program Memory" (DS70202) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP202/204 and PIC24HJ16GP304 devices contain internal Flash program memory to store and execute application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming™ (ICSP™) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in 'blocks' or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to the bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



© 2007-2011 Microchip Technology Inc.

5.2 RTSP Operation

The Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 **Programming Operations**

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 22-18) and the value of the FRC Oscillator Tuning register (see Register 8-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time, and Word Write Cycle Time parameters (see Table 22-12).

EQUATION 5-1: PROGRAMMING TIME

$$\frac{T}{7.37 \ MHz \times (FRC \ Accuracy)\% \times (FRC \ Tuning)\%}$$

For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 5\%$. If the TUN<5:0> bits (see Register 8-4) are set to `b111111, the minimum row write time is equal to Equation 5-2.

EQUATION 5-2: MINIMUM ROW WRITE TIME

т -	$= \frac{11064 \text{ Cycles}}{11064 \text{ Cycles}} = 1.435 \text{ ms}$	
$I_{RW} =$	$= \frac{1}{7.37 MHz \times (1+0.05) \times (1-0.00375)} = 1.453 ms$	

The maximum row write time is equal to Equation 5-3.

EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Flash Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en530271

5.4.1 KEY RESOURCES

- Section 5. "Flash Programming" (DS70191)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

5.5 Control Registers

The two SFRs that are used to read and write the program Flash memory are:

- NVMCON: Flash Memory Control Register
- NVMKEY: Nonvolatile Memory Key Register

The NVMCON register (Register 5-1) controls which blocks need to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3** "**Programming Operations**" for further details.

DS70289J-page 48

5.6 Flash Memory Control Registers

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	_	—	—	—	—
bit 15							bit 8
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
—	ERASE	—	_		NVMOP	<3:0> ⁽²⁾	
bit 7							bit 0

Legend:		SO = Settable Only bit		
R = Read	lable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Valu	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	WR: Write	Control bit		
				eration is self-timed and the bit is
		d by hardware once operation m or erase operation is com	-	
bit 14	-	ite Enable bit		
		e Flash program/erase opera	tions	
		Flash program/erase operati		
bit 13		Vrite Sequence Error Flag bit		
	1 = An imp	proper program or erase sequ	uence attempt or termination l	has occurred (bit is set
		atically on any set attempt of		
	•	ogram or erase operation co	mpleted normally	
bit 12-7	-	ented: Read as '0'		
bit 6		ase/Program Enable bit		
			ed by NVMOP<3:0> on the n cified by NVMOP<3:0> on the	
bit 5-4	Unimplem	ented: Read as '0'		
bit 3-0	NVMOP<3	:0>: NVM Operation Select b	oits ⁽²⁾	
	If ERASE =	<u>: 1:</u>		
		mory bulk erase operation		
		ise General Segment ise Secure Segment		
	0011 = No	0		
		mory page erase operation		
	0001 = No	•		
	0000 = Era	ise a single Configuration reg	gister byte	
	If ERASE =	<u>: 0:</u>		
	1111 = No	•		
	1101 = No 1100 = No	-		
		mory word program operatio	n	
	0010 = No	operation		
		mory row program operation		
	0000 = Prc	ogram a single Configuration	register byte	
Note 1:	These bits ca	n only be reset on a Power-c	on Reset (POR).	
2:	All other com	binations of NVMOP<3:0> ar	e unimplemented.	

© 2007-2011 Microchip Technology Inc.

REGISTER 5-2: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	-	—	—		—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVMK	EY<7:0>			
bit 7							bit 0

Legend:	SO = Settable Only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

5.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

To protect against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPs, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority less than 7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

© 2007-2011 Microchip Technology Inc.

EXAMPLE 5-2: LOADING THE WRITE BUFFERS

-			
;	Set up NVMCO	N for row programming	g operations
	MOV	#0x4001, W0	;
	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a poi	nter to the first pro	ogram memory location to be written
;	program memo	ry selected, and writ	tes enabled
	MOV	#0x0000, W0	;
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An example program memory address
;	Perform the	TBLWT instructions to	o write the latches
;	0th_program_	word	
	MOV	#LOW_WORD_0, W2	i
	MOV	#HIGH_BYTE_0, W3	i
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	lst_program_	word	
	MOV	#LOW_WORD_1, W2	;
		#HIGH_BYTE_1, W3	;
		W2, [W0]	; Write PM low word into program latch
		W3, [W0++]	; Write PM high byte into program latch
;			
		#LOW_WORD_2, W2	;
		<pre>#HIGH_BYTE_2, W3</pre>	;
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
	•		
;	63rd_program		
	MOV	<u></u> ,	;
	MOV	#HIGH_BYTE_31, W3	i Multo DM los and into an and lot
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
-			

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority less than 7 ; for next 5 instructions
MOV MOV MOV BSET NOP NOP	#0x55, W0 W0, NVMKEY #0xAA, W1 W1, NVMKEY NVMCON, #WR	<pre>% Write the 55 key % % Write the AA key % Start the erase sequence % Insert two NOPs after the % erase command is asserted</pre>

6.0 RESETS

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 8. Reset" (DS70192) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.


Note: Refer to the specific peripheral section or Section 3.0 "CPU" of this manual for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



© 2007-2011 Microchip Technology Inc.

6.1 Resets Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above,					
	enter this URL in your browser:					
	http://www.microchip.com/wwwproducts/					
	Devices.aspx?dDocName=en530271					

6.1.1 KEY RESOURCES

- Section 8. "Reset" (DS70192)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

6.2 Reset Control Registers

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	—	_	—	—	СМ	VREGS
bit 15		•					bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7 bit 0							

Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	TRAPR: Trap Reset Flag bit
	1 = A Trap Conflict Reset has occurred
	0 = A Trap Conflict Reset has not occurred
bit 14	IOPUWR: Illegal Opcode or Uninitialized W Access Reset Flag bit
	1 = An illegal opcode detection, an illegal address mode or uninitialized W register used as an
	Address Pointer caused a Reset
	0 = An illegal opcode or uninitialized W Reset has not occurred
bit 13-10	Unimplemented: Read as '0'
bit 9	CM: Configuration Mismatch Flag bit
	 1 = A configuration mismatch Reset has occurred 0 = A configuration mismatch Reset has not occurred
bit 8	VREGS: Voltage Regulator Standby During Sleep bit
bit 0	1 = Voltage regulator is active during Sleep
	0 = Voltage regulator goes into Standby mode during Sleep
bit 7	EXTR: External Reset (MCLR) Pin bit
	1 = A Master Clear (pin) Reset has occurred
	0 = A Master Clear (pin) Reset has not occurred
bit 6	SWR: Software Reset (Instruction) Flag bit
	1 = A RESET instruction has been executed
	0 = A RESET instruction has not been executed
bit 5	SWDTEN: Software Enable/Disable of WDT bit ⁽²⁾
	1 = WDT is enabled
	0 = WDT is disabled
bit 4	WDTO: Watchdog Timer Time-out Flag bit
	1 = WDT time-out has occurred
	0 = WDT time-out has not occurred
bit 3	SLEEP: Wake-up from Sleep Flag bit
	1 = Device has been in Sleep mode
h:1 0	0 = Device has not been in Sleep mode
bit 2	IDLE: Wake-up from Idle Flag bit
	1 = Device was in Idle mode 0 = Device was not in Idle mode
Note 1.	
Note 1:	All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
2:	If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

© 2007-2011 Microchip Technology Inc.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 BOR: Brown-out Reset Flag bit
 - 1 = A Brown-out Reset has occurred
 - 0 = A Brown-out Reset has not occurred
- bit 0 **POR:** Power-on Reset Flag bit
 - 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

6.3 System Reset

The PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC configuration bits in the FOSC device configuration register selects the device clock source.

A warm Reset is the result of all other reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection bits (COSC<2:0>) in the Oscillator Control register (OSCCON<14:12>).

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is shown in Figure 6-2.

Oscillator Mode	Oscillator Start-up Delay	Oscillator Start-up Timer	PLL Lock Time	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd			Toscd
FRCPLL	Toscd	—	TLOCK	TOSCD + TLOCK
XT	Toscd	Тоѕт	—	TOSCD + TOST
HS	Toscd	Tost	—	TOSCD + TOST
EC	—	—		—
XTPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK
HSPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK
ECPLL	—	—	TLOCK	TLOCK
SOSC	Toscd	Тоѕт	_	TOSCD + TOST
LPRC	Toscd	—		Toscd


TABLE 6-1: OSCILLATOR DELAY

Note 1: TOSCD = Oscillator Start-up Delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal), if PLL is enabled.

FIGURE 6-2: SYSTEM RESET TIMING



- inactive, which in turn enables the selected oscillator to start generating clock cycles.
 4: Oscillator Delay: The total delay for the clock to be ready for various clock source selections are given in Table 6-1. Refer to Section 8.0 "Oscillator Configuration" for more information.
- 5: When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the reset address, which redirects program execution to the appropriate start-up routine.
- 6: The Fail-Safe Clock Monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM elapsed.

DS70289J-page 58

TABLE 6-2:	OSCILLATOR PARAMETERS
------------	-----------------------

Symbol	Parameter	Value	
VPOR	POR threshold	1.8V nominal	
TPOR	POR extension time	30 μs maximum	
VBOR	BOR threshold	2.5V nominal	
TBOR BOR extension time		100 μs maximum	
TPWRT	Programmable power-up time delay	0-128 ms nominal	
Тғасм	Fail-Safe Clock Monitor Delay	900 μs maximum	

When the device exits the Reset condi-Note: tion (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get all operating parameters within specification.

6.4 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to Section 22.0 "Electrical Characteristics" for details.

The POR status bit in the Reset Control register (RCON<0>) is set to indicate the Power-on Reset.

6.4.1 Brown-out Reset (BOR) and Power-up Timer (PWRT)


The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.

The BOR status bit in the Reset Control register (RCON<1>) is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select (FPWRT<2:0>) bits in the POR Configuration (FPOR<2:0>) register, which provides eight settings (from 0 ms to 128 ms). Refer to **Section 19.0 "Special Features**" for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point



6.5 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse-width will generate a Reset. Refer to **Section 22.0 "Electrical Characteristics"** for minimum pulse-width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

6.5.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

6.5.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.6 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence.

The Software Reset (Instruction) Flag (SWR) bit in the Reset Control register (RCON<6>) is set to indicate the software Reset.

6.7 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog <u>time-out</u> occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag bit (WDTO) in the Reset Control register (RCON<4>) is set to indicate the Watchdog Reset. Refer to **Section 19.4 "Watchdog Timer (WDT)**" for more information on Watchdog Reset.

6.8 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag bit (TRAPR) in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on trap conflict Resets.

DS70289J-page 60

6.9 Configuration Mismatch Reset

To maintain the integrity of the peripheral pin select control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset occurs.

The Configuration Mismatch Flag bit (CM) in the Reset Control register (RCON<9>) is set to indicate the configuration mismatch Reset. Refer to **Section 10.0 "I/O Ports**" for more information on the configuration mismatch Reset.

Note: The configuration mismatch feature and associated reset flag is not available on all devices.

6.10 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

TABLE 6-3:

The Illegal Opcode or Uninitialized W Access Reset Flag bit (IOPUWR) in the Reset Control register (RCON<14>) is set to indicate the illegal condition device Reset.

6.10.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The illegal opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the illegal opcode Reset, use only the lower 16 bits of

RESET FLAG BIT OPERATION

each program memory section to store the data values. The upper 8 bits should be programmed with 0x3F, which is an illegal opcode value.

6.10.2 UNINITIALIZED W REGISTER RESET

Any attempts to use the uninitialized W register as an address pointer will Reset the device. The W register array (with the exception of W15) is cleared during all resets and is considered uninitialized until written to.

6.10.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine, or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an Interrupt or Trap vector.

Refer to Section 19.6 "Code Protection and CodeGuard[™] Security" for more information on Security Reset.

6.11 Using the RCON Status Bits

The user application can read the Reset Control (RCON) register after any device Reset to determine the cause of the reset.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

Table 6-3 provides a summary of the reset flag bit operation.

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR, BOR
CM (RCON<9>)	Configuration Mismatch	POR, BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, CLRWDT instruction, POR, BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	_

Note: All Reset flag bits can be set or cleared by user software.

^{© 2007-2011} Microchip Technology Inc.

NOTES:

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 6. Interrupts" (DS70184) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP202/204 and PIC24HJ16GP304 interrupt controllers reduce the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24HJ32GP202/204 and PIC24HJ16GP304 CPU.

It has the following features:

- · Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

Figure 7-1 shows the Interrupt Vector Table. The IVT resides in program memory, starting at location 0x000004. The IVT contains 126 vectors consisting of eight nonmaskable trap vectors and up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24 bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24HJ32GP202/204 and PIC24HJ16GP304 devices implement up to 21 unique interrupts and 4 nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The device clear its registers in response to a Reset, which forces the PC to zero. The microcontroller then begins the program execution at location 0x000000. The user application can use a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000014	7
	Interrupt Vector 1		
	~		
	~		
	~		
	Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) ⁽¹⁾
	Interrupt Vector 53	0x00007E	
lity	Interrupt Vector 54	0x000080	
.ē	~		
L L	~		
de	~		
ō	Interrupt Vector 116	0x0000FC	
Iral	Interrupt Vector 117	0x0000FE	
atu	Reserved	0x000100	
Decreasing Natural Order Priority	Reserved	0x000102	
sinç	Reserved		
eas	Oscillator Fail Trap Vector		
ecr	Address Error Trap Vector		
ă	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1		
	~		
	~		(4)
	~		Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~	_	
	~	_	
	~		
	Interrupt Vector 116	0.000455	
₩	Interrupt Vector 117	0x0001FE	
•	Start of Code	0x000200	
Note 1:	See Table 7-1 for the list of imp	lemented inte	rrunt vectors

.....

DS70289J-page 64

TABLE 7-1:	INTERRU	PT VECTORS		
Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Capture 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	Reserved
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Error
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC1 – ADC1
22	14	0x000030	0x000130	Reserved
23	15	0x000032	0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	18	0x000038	0x000138	Reserved
27	19	0x00003A	0x00013A	Change Notification Interrupt
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1
29	21	0x00003E	0x00013E	Reserved
30	22	0x000040	0x000140	IC7 – Input Capture 7
31	23	0x000042	0x000142	IC8 – Input Capture 8
32-36	24-28	0x000044-0x00004C	0x000144-0x00014C	Reserved
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2
38-72	30-64	0x000050-0x000094	0x000150-0x000194	Reserved
73	65	0x000096	0x000196	U1E – UART1 Error
74-125	66-117	0x000098-0x0000FE	0x000198-0x0001FE	Reserved

TABLE 7-1: INTERRUPT VECTORS

TABLE 7-2: TRAP VECTORS

Vector Number	Vector Number IVT Address		Trap Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	Reserved
6	6 0x000010		Reserved
7	0x000012	0x000112	Reserved

^{© 2007-2011} Microchip Technology Inc.

7.3 Interrupt Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access							
	the product page using the link above,							
	enter this URL in your browser:							
	http://www.microchip.com/wwwproducts/							
	Devices.aspx?dDocName=en530271							

7.3.1 KEY RESOURCES

- Section 6. "Interrupts" (DS70184)
- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

7.4 Interrupt Control and Status Registers

PIC24HJ32GP202/204 and PIC24HJ16GP304 devices implement a total of 17 registers for the interrupt controller:

- Interrupt Control Register 1 (INTCON1)
- Interrupt Control Register 2 (INTCON2)
- Interrupt Flag Status Registers (IFSx)
- Interrupt Enable Control Registers (IECx)
- Interrupt Priority Control Registers (IPCx)
- Interrupt Control and Status Register (INTTREG)

7.4.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS) as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

7.4.2 IFSx

The IFS registers maintain all the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and this is cleared via software.

7.4.3 IECx

The IEC registers maintain all the interrupt enable bits. These control bits are used individually to enable interrupts from the peripherals or external signals.

7.4.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of the eight priority levels.

7.4.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

7.4.6 STATUS REGISTERS

Although these are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality:

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit, so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-19.

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	DC
bit 15 bit 8							

R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С
bit 7							bit 0

Legend:			
C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'	
S = Set only bit	W = Writable bit	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾ 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1.

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

© 2007-2011 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	_	—	—	_	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
	—	—	—	IPL3 ⁽²⁾	PSV	—	—
bit 7							bit 0
Legend:		C = Clear only bit					
R = Readable	bit	W = Writable bit		-n = Value at POR '1' = Bit is set			
0' = Bit is clear	ed	ʻx = Bit is unkr	nown	U = Unimplemented bit, read as '0'			

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

bit 3 **IPL3:** CPU Interrupt Priority Level Status bit 3⁽²⁾ 1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

DS70289J-page 68

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0						
NSTDIS	—	—	—	—	—	—	—
bit 15 bit 8							bit 8

U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	DIV0ERR	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	table bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	NSTDIS: Interrupt Nesting Disable bit
	1 = Interrupt nesting is disabled
	0 = Interrupt nesting is enabled
bit 14-7	Unimplemented: Read as '0'
bit 6	DIV0ERR: Arithmetic Error Status bit
	 1 = Math error trap was caused by a divide by zero 0 = Math error trap was not caused by a divide by zero
bit 5	Unimplemented: Read as '0'
bit 4	MATHERR: Arithmetic Error Status bit
	1 = Math error trap has occurred
	0 = Math error trap has not occurred
bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	 I = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

 $\ensuremath{\textcircled{}^{\odot}}$ 2007-2011 Microchip Technology Inc.

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0		
ALTIVT	DISI		—	—	—	—			
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
_			_		INT2EP	INT1EP	INT0EP		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15	ALTIVT: Enable Alternate Interrupt Vector Table bit								
	1 = Use alternate vector table								
	0 = Use standard (default) vector table								
bit 14	DISI: DISI Instruction Status bit								
	1 = DISI instruction is active								
	0 = DISI instruction is not active								
bit 13-3	Unimplemented: Read as '0'								
bit 2	INT2EP: External Interrupt 2 Edge Detect Polarity Select bit								
	1 = Interrupt on negative edge0 = Interrupt on positive edge								
bit 1	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit								
	1 = Interrupt on negative edge								
	0 = Interrupt	on positive edge	е						
bit 0	INTOEP: External Interrupt 0 Edge Detect Polarity Select bit								
	1 = Interrupt on negative edge								
	0 = Interrupt	on positive edge	е						

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF			
bit 15				•			bit 8			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INTOIF			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set '0' = Bit is cleared			ared	x = Bit is unknown				
bit 15-4	Unimplemen	ted: Read as	ʻ∩'							
bit 13	-			unt Flag Statu	e hit					
	AD1IF: ADC1 Conversion Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred									
bit 12	U1TXIF: UART1 Transmitter Interrupt Flag Status bit									
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred									
bit 11	U1RXIF: UART1 Receiver Interrupt Flag Status bit									
		request has or request has no								
bit 10	SPI1IF: SPI1 Event Interrupt Flag Status bit									
	•	request has oc request has no								
bit 9	SPI1EIF: SPI1 Fault Interrupt Flag Status bit									
		request has or request has no								
bit 8	T3IF: Timer3 Interrupt Flag Status bit									
		 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 								
bit 7	T2IF: Timer2 Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
h # C	0 = Interrupt request has not occurred									
bit 6	OC2IF: Output Compare Channel 2 Interrupt Flag Status bit 1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 5	IC2IF: Input Capture Channel 2 Interrupt Flag Status bit 1 = Interrupt request has occurred									
		request has no								
bit 4	Unimplemented: Read as '0'									
bit 3	T1IF: Timer1	Interrupt Flag	Status bit							
		request has or request has no								
bit 2	1 = Interrupt	ut Compare Cl equest has oc equest has no		upt Flag Status	s bit					

^{© 2007-2011} Microchip Technology Inc.

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

- bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 INTOIF: External Interrupt 0 Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
_	—	INT2IF	—	—	_	_					
bit 15							bit 8				
R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0				
IC8IF	IC7IF	—	INT1IF	CNIF		MI2C1IF	SI2C1IF				
bit 7							bit (
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15-4	Unimpleme	nted: Read as '	0'								
bit 13		ernal Interrupt 2		it							
		 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 12-8											
	•	nted: Read as '		Eloa Statua hit							
bit 7	IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 6	IC7IF: Input Capture Channel 7 Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	-	0 = Interrupt request has not occurred									
bit 5	-	nted: Read as '									
bit 4	INT1IF: External Interrupt 1 Flag Status bit										
	 I = Interrupt request has occurred I = Interrupt request has not occurred 										
bit 3	•	CNIF: Input Change Notification Interrupt Flag Status bit									
bit 0	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 2	Unimpleme	Unimplemented: Read as '0'									
bit 1	MI2C1IF: 120	MI2C1IF: I2C1 Master Events Interrupt Flag Status bit									
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 0	SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit 1 = Interrupt request has occurred										
DIT U				,							

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

 $\ensuremath{\textcircled{}^{\odot}}$ 2007-2011 Microchip Technology Inc.

REGISTER 7-7: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—	—	—	—	U1EIF	—
bit 7				•			bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

bit 1 U1EIF: UART1 Error Interrupt Flag Status bit

- 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

bit 0 Unimplemented: Read as '0'

REGISTER 7-8: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INTOIE
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
			_ ,				
bit 15-4	-	ted: Read as '					
bit 13	1 = Interrupt r	I Conversion C request enable request not ena	d	rupt Enable bit			
bit 12	•	RT1 Transmitte		able bit			
	1 = Interrupt r	request enable	d				
bit 11	•	request not ena RT1 Receiver I		o hit			
		request enable	•	e Dil			
		request not enable					
bit 10	SPI1IE: SPI1	Event Interrup	t Enable bit				
		request enable					
	-	request not ena					
bit 9		1 Error Interru					
		request enable request not ena					
bit 8	•	Interrupt Enab					
		request enable					
		request not ena					
bit 7		Interrupt Enab					
		request enable					
h # C	•	request not ena		unt Enchla hit			
bit 6	-	ut Compare Ch request enable		upt Enable bit			
		request not enable					
bit 5	•	Capture Chann		Enable bit			
	1 = Interrupt r	equest enable	d				
	•	request not ena					
bit 4	•	ted: Read as '					
bit 3		Interrupt Enab					
		request enable request not ena					
bit 2	•	ut Compare Ch		upt Enable bit			
	1 = Interrupt r	-					
		equest enable	a				

 $[\]ensuremath{\textcircled{}^{\odot}}$ 2007-2011 Microchip Technology Inc.

REGISTER 7-8: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 INTOIE: External Interrupt 0 Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	_	INT2IE	—	_	_	—	
bit 15							bit
R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IE	IC7IE		INT1IE	CNIE		MI2C1IE	SI2C1IE
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
		atada Daadaa (01				
bit 15-14 bit 13	-	nted: Read as '					
DIL 13		ernal Interrupt 2 request enable					
		request enable					
bit 12-8	-	nted: Read as '					
bit 7	IC8IE: Input	Capture Chann	el 8 Interrupt	Enable bit			
	•	request enable	•				
		request not ena					
bit 6	IC7IE: Input	Capture Chann	el 7 Interrupt	Enable bit			
		request enable					
	•	request not ena					
bit 5	-	nted: Read as '					
bit 4		ernal Interrupt 1					
		request enable request not ena					
bit 3	•	Change Notifica		Enable bit			
DIL 3		request enable	-				
		request not ena					
bit 2	-	nted: Read as '					
bit 1	MI2C1IE: 12	C1 Master Even	its Interrupt Ei	nable bit			
	1 = Interrupt	request enable	d .				
	0 = Interrupt	request not ena	abled				
bit 0	SI2C1IE: 120	C1 Slave Events	Interrupt Ena	able bit			
		request enable					
	∩ = Interrunt	request not ena	ahlad				

REGISTER 7-9: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

 $\ensuremath{\textcircled{}^{\odot}}$ 2007-2011 Microchip Technology Inc.

REGISTER 7-10: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15	-						bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—	—	—	—	U1EIE	—
bit 7				•			bit 0
Legend:							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

bit 1 U1EIE: UART1 Error Interrupt Enable bit

- 1 = Interrupt request enabled
- 0 = Interrupt request not enabled

bit 0 Unimplemented: Read as '0'

REGISTER 7-11: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		T1IP<2:0>				OC1IP<2:0>						
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	10/00-1	IC1IP<2:0>	10,00-0		10/00-1	INT0IP<2:0>	10,00-0					
bit 7							bit					
Levende												
Legend: R = Readab	le bit	W = Writable	hit	U = Unimple	mented bit, rea	ad as '0'						
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own					
bit 15	-	ented: Read as '										
bit 14-12		Timer1 Interrupt	-									
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)								
	•											
	•											
		upt is priority 1										
	000 = Interr	upt source is dis	abled									
bit 11	Unimpleme	ented: Read as '	כ'									
bit 10-8	OC1IP<2:0>	Output Comparison	re Channel 1	Interrupt Prior	rity bits							
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)								
	•	•										
	•											
	001 = Interr	upt is priority 1										
		upt source is dis	abled									
bit 7	Unimpleme	ented: Read as '	כי									
bit 6-4	IC1IP<2:0>:	: Input Capture C	Channel 1 Inte	errupt Priority b	oits							
		upt is priority 7 (
	•		•									
	•											
	• 001 - Interr	unt in priority 1										
		upt is priority 1 upt source is dis	abled									
bit 3		ented: Read as '										
bit 2-0	-	>: External Interr		hite								
		upt is priority 7 (
	•			, monapy								
	•											
	•											
		upt is priority 1	ablad									
	000 = Interr	upt source is dis	apled									

© 2007-2011 Microchip Technology Inc.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T2IP<2:0>				OC2IP<2:0>	
bit 15	•						bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		IC2IP<2:0>		—			—
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cl		x = Bit is unkr	nown
bit 15	Unimpleme	nted: Read as '	0'				
bit 14-12	T2IP<2:0>:	Timer2 Interrupt	Priority bits				
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 11	Unimpleme	nted: Read as '	0'				
bit 10-8	OC2IP<2:0	-: Output Compa	are Channel 2	2 Interrupt Prio	rity bits		
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 7	Unimpleme	nted: Read as '	0'				
bit 6-4		Input Capture C			oits		
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 3-0	Unimpleme	nted: Read as '	0'				

REGISTER 7-12: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
_		U1RXIP<2:0>				SPI1IP<2:0>		
bit 15	·						bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
_		SPI1EIP<2:0>				T3IP<2:0>		
bit 7	·						bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15	Unimpleme	ented: Read as '	0'					
bit 14-12	U1RXIP<2:	0>: UART1 Rece	eiver Interrup	t Priority bits				
	111 = Interr	upt is priority 7 (highest priori	ity interrupt)				
	•							
	•							
		upt is priority 1 upt source is dis	abled					
bit 11	Unimpleme	ented: Read as '	0'					
bit 10-8	SPI1IP<2:0	>: SPI1 Event In	terrupt Priori	ty bits				
	111 = Interr	upt is priority 7 (highest priori	ity interrupt)				
	•							
	•							
	001 = Interr	upt is priority 1						
			مامام					

- 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0'
- bit 6-4 SPI1EIP<2:0>: SPI1 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 T3IP<2:0>: Timer3 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)
 - 001 = Interrupt is priority 1 000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
_			—		—							
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
—		AD1IP<2:0>				U1TXIP<2:0>						
bit 7							bit 0					
Levende												
Legend: R = Readabl	e hit	W = Writable b	hit	U = Unimpler	mented bit rea	ad as '0'						
-n = Value at		'1' = Bit is set		U = Unimplemented bit, read as '0' '0' = Bit is cleared $x = Bit is$		x = Bit is unkr	nknown					
bit 15-7	Unimpleme	nted: Read as '0	,									
bit 6-4	AD1IP<2:0>	: ADC1 Convers	ion Complete	e Interrupt Prior	rity bits							
	111 = Interru	111 = Interrupt is priority 7 (highest priority interrupt)										
	•	•										
	•	•										
	001 = Interru	001 = Interrupt is priority 1										
	000 = Interru	upt source is disa	abled									
bit 3	Unimpleme	nted: Read as '0	3									
bit 2-0	U1TXIP<2:0	>: UART1 Trans	mitter Interru	pt Priority bits								
	111 = Interru	upt is priority 7 (h	ighest priorit	y interrupt)								
	•											
	•											
		upt is priority 1										
	000 = Interru	upt source is disa	abled									

REGISTER 7-14: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

DS70289J-page 82

REGISTER 7-15: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		CNIP<2:0>		—		—	_
oit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		MI2C1IP<2:0>		—		SI2C1IP<2:0>	
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable I	oit	U = Unimple	mented bit, rea	id as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	-	ented: Read as 'o					
bit 14-12	CNIP<2:0>	. Change Notifica	tion Interrupt	Priority bits			
	111 = Inter	rrupt is priority 7 (I	nighest priorit	ty interrupt)			
	•						
	•						
		rrupt is priority 1 rrupt source is disa	abled				
bit 11-7	Unimplem	ented: Read as '0)'				
bit 6-4	MI2C1IP<2	2:0>: I2C1 Master	Events Inter	rupt Priority bits	5		
	111 = Inter	rrupt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
		rrupt is priority 1 rrupt source is disa	abled				
bit 3	Unimplem	ented: Read as '0)'				
bit 2-0	SI2C1IP<2	:: 0>: I2C1 Slave E	vents Interru	pt Priority bits			
	111 = Inter	rrupt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
	• • 001 = Inter	rrupt is priority 1					

 $\ensuremath{\textcircled{}^{\odot}}$ 2007-2011 Microchip Technology Inc.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		IC8IP<2:0>		—		IC7IP<2:0>	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0		R/W-0	R/W-0
0-0	0-0	0-0	0-0	0-0	R/W-1	INT1IP<2:0>	R/W-0
 bit 7				_		INT IIF \2.0>	bit C
							Ditt
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	IC8IP<2:0>:	Input Capture (Channel 8 Inte	errupt Priority bi	ts		
	111 = Interru	pt is priority 7 (highest priorit	ty interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1 pt source is dis	abled				
bit 11		ited: Read as '					
bit 10-8	-			errupt Priority bi	ts		
		puis priority r (highest priorit				
	•	pt is priority 7 (highest priorit				
	•	pt is priority 7 (highest priorit				
	• • •		highest priorif				
	• • 001 = Interru	pt is priority 1					
bit 7-3	• • 001 = Interru 000 = Interru	pt is priority 1 pt source is dis	abled				
bit 7-3 bit 2-0	• • 001 = Interru 000 = Interru Unimplemen	pt is priority 1 pt source is dis i ted: Read as '	abled 0'	ty interrupt)			
	• • 001 = Interru 000 = Interru Unimplemen INT1IP<2:0>	pt is priority 1 pt source is dis	abled º' rupt 1 Priority	ty interrupt)			
	• • 001 = Interru 000 = Interru Unimplemen INT1IP<2:0>	pt is priority 1 pt source is dis i ted: Read as ' : External Inter	abled º' rupt 1 Priority	ty interrupt)			
	• • 001 = Interru 000 = Interru Unimplemen INT1IP<2:0>	pt is priority 1 pt source is dis i ted: Read as ' : External Inter	abled º' rupt 1 Priority	ty interrupt)			
	• • 001 = Interru 000 = Interru Unimplemen INT1IP<2:0>	pt is priority 1 pt source is dis i ted: Read as ' : External Inter pt is priority 7 (abled º' rupt 1 Priority	ty interrupt)			

REGISTER 7-16: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

REGISTER 7-17: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		_	_			—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	INT2IP<2:0>			—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	INT2IP<2:0>: External Interrupt 2 Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

 $[\]ensuremath{\textcircled{}^{\odot}}$ 2007-2011 Microchip Technology Inc.

REGISTER 7-18: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		U1EIP<2:0>			-	—	—
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-7	Unimplemen	ted: Read as '	כ'				
bit 6-4	U1EIP<2:0>:	UART1 Error I	nterrupt Priori	ity bits			
	111 = Interru	pt is priority 7 (I	highest priorit	y interrupt)			
	•						
	•						
	•	nt in minute 1					
	001 = Interru	pt is priority 1 pt source is dis	ablad				
hit 2 0		-					
bit 3-0	Unimplemen	ited: Read as '(1				

REGISTER 7-19: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	—	—	—		ILR<	:3:0>	
bit 15							bit 8

U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
—				VECNUM<6:0	>		
bit 7							bit 0

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 bit 11-8	Unimplemented: Read as '0' ILR<3:0>: New CPU Interrupt Priority Level bits 1111 = CPU Interrupt Priority Level is 15 •
	• 0001 = CPU Interrupt Priority Level is 1 0000 = CPU Interrupt Priority Level is 0
bit 7	Unimplemented: Read as '0'
bit 6-0	VECNUM<6:0>: Vector Number of Pending Interrupt bits 0111111 = Interrupt Vector pending is number 135 • •
	0000001 = Interrupt Vector pending is number 9 0000000 = Interrupt Vector pending is number 8

7.5 Interrupt Setup Procedures

7.5.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Set the interrupt enable control bit associated with the source in the appropriate IECx register to enable the interrupt source.

7.5.2 INTERRUPT SERVICE ROUTINE

The method used to declare an Interrupt Service Routine (ISR) and initialize the IVT with the correct vector address depends on the programming language (C or Assembler) and the language development toolsuite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program will re-enter the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.5.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.5.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.


OSCILLATOR CONFIGURATION 8.0

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet. "Section 7. Oscillator" refer to (DS70186) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The oscillator system provides:

- · External and internal oscillator options as clock sources
- · An on-chip PLL to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full speed operation without any external clock generation hardware
- Clock switching between various clock sources
- · Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- An Oscillator Control register (OSCCON)
- · Nonvolatile Configuration bits for main oscillator selection

A simplified diagram of the oscillator system is shown in Figure 8-1.



S5

54

Clock Switch

Reset

NOSC<2:0> FNOSC<2:0>

sosc

FIGURE 8-1: PIC24HJ32GP202/204 AND PIC24HJ16GP304 OSCILLATOR SYSTEM DIAGRAM

Note 1: See Figure 8-2 for PLL details.

I PRC

Oscillator

sosco 🛛

sosci 🖂

Secondary Oscillator (Sosc)

2: If the Oscillator is used with XT or HS modes, an external parallel resistor with the value of 1 MΩ must be connected.

Clock Fail

S7

3: The term FP refers to the clock source for all of the peripherals, while Fcy refers to the clock source for the CPU. Throughout this document, FCY and FP are used interchangeably, except in the case of DOZE mode. FP and FCY will be different when DOZE mode is used with any ratio other than 1:1 which is the default.

© 2007-2011 Microchip Technology Inc.

WDT, PWRT, FSCM Timer 1

8.1 CPU Clocking System

The PIC24HJ32GP202/204 and PIC24HJ16GP304 devices provide the following seven system clock options.

- Fast RC (FRC) Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- · Secondary (LP) Oscillator
- · Low-Power RC (LPRC) Oscillator
- FRC Oscillator with postscaler

8.1.1 SYSTEM CLOCK SOURCES

8.1.1.1 Fast RC

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> bits (CLKDIV<10:8>).

8.1.1.2 Primary

The primary oscillator can use one of the following as its clock source:

- Crystal (XT): Crystals and ceramic resonators in the range of 3.5 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): The external clock signal is directly applied to the OSC1 pin.

8.1.1.3 Secondary

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses SOSCI and SOSCO pins.

8.1.1.4 Low-Power RC

The Low-Power RC (LPRC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

8.1.1.5 FRC

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase-Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in Section 8.1.3 "PLL Configuration".

The FRC frequency depends on the FRC accuracy (see Table 22-18) and the value of the FRC Oscillator Tuning register (see Register 8-4).

8.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 19.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits. POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 8-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the PIC24HJ32GP202/204 and PIC24HJ16GP304 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 8-1: DEVICE OPERATING FREQUENCY

$$FCY = \frac{FOSC}{2}$$

8.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 8-2.

The output of the primary oscillator or FRC, denoted as 'FIN' is divided down by a prescale factor (N1) of 2, 3, ... or 33 before it is being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2.' This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be 2, 4 or 8, and must be selected such that the PLL output frequency (FOSC) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

DS70289J-page 90

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 8-2: Fosc CALCULATION

$$Fosc = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$$

For example, when a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode.

 If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.

- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100 MHz to 200 MHz range, which is needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 8-3: XT WITH PLL MODE EXAMPLE

 $FCY = \frac{FOSC}{2} = \frac{1}{2} \cdot \left(\frac{10000000 \cdot 32}{2 \cdot 2}\right) = 40$ MIPS

FIGURE 8-2: PIC24HJ32GP202/204 AND PIC24HJ16GP304 PLL BLOCK DIAGRAM




TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	xx	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	—
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

^{© 2007-2011} Microchip Technology Inc.

8.2 Oscillator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access
	the product page using the link above,
	enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en530271

8.2.1 KEY RESOURCES

- Section 7. "Oscillator" (DS70186)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

8.3 Oscillator Control Registers

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3)

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y			
_		COSC<2:0>		—		NOSC<2:0> ⁽²⁾				
bit 15							bit 8			
R/W-0) R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0			
CLKLO		LOCK	_	CF	—	LPOSCEN	OSWEN			
bit 7							bit 0			
Legend:		v = Value set	from Configur	ation bits on P	OR	C = Clea	r only bit			
R = Read	able bit	W = Writable	•		nented bit, rea		,,			
-n = Value		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own			
bit 15	Unimplemen	ted: Read as '	0'							
bit 14-12	COSC<2:0>:	Current Oscilla	ator Selection	bits (read-only)					
		C oscillator (FF								
		C oscillator (FF ower RC oscilla	,	e-by-16						
		dary oscillator (
		y oscillator (XT		1 PLL						
		010 = Primary oscillator (XT, HS, EC)								
		C oscillator (FF C oscillator (FF								
bit 11		ted: Read as '								
bit 10-8	-			_S (2)						
		NOSC<2:0>: New Oscillator Selection bits ⁽²⁾ 111 = Fast RC oscillator (FRC) with Divide-by-n								
		110 = Fast RC oscillator (FRC) with Divide-by-16								
		ower RC oscilla								
		dary oscillator (v oscillator (XT		PH						
		11 = Primary oscillator (XT, HS, EC) with PLL 110 = Primary oscillator (XT, HS, EC)								
		C oscillator (FF	,							
		C oscillator (FF								
bit 7		Clock Lock Ena		disabled (EOS		0601)				
		ning is enabled ritching is disab				(1000)				
						by clock switching	g			
bit 6	IOLOCK: Per	ripheral Pin Sel	ect Lock bit							
						ter is not allowed	ł			
	•			ite to periphera	al pin select re	gister is allowed				
bit 5		ock Status bit								
		that PLL is in that PLL is ou				l is disabled				
bit 4		ted: Read as '								
Note 1:	Writes to this regis	ter require an i	inlock sequer	nce. Refer to S	ection 7. "Os	cillator" (DS701	86) in the			
	"dsPIC33F/PIC24									
2:	Direct clock switch									
	This applies to cloo mode as a transition					Discation must swi	ICT TO FRC			

3: This register is reset only on a Power-on Reset (POR).

© 2007-2011 Microchip Technology Inc.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3) (CONTINUED)

- bit 3 **CF:** Clock Fail Detect bit (read/clear by application) 1 = FSCM has detected clock failure
 - 0 = FSCM has not detected clock failure
- bit 2 Unimplemented: Read as '0'
- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence. Refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F/PIC24H Family Reference Manual" for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - **3:** This register is reset only on a Power-on Reset (POR).

R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 R/W-0 R/W-0 DOZE<2:0> DOZEN⁽¹⁾ FRCDIV<2:0> ROI bit 15 bit 8 R/W-0 **R/W-1** U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PLLPOST<1:0> PLLPRE<4:0> bit 7 bit 0 Legend: y = Value set from Configuration bits on POR R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ROI: Recover on Interrupt bit 1 = Interrupts will clear the DOZEN bit and the processor clock/peripheral clock ratio is set to 1:1 0 = Interrupts have no effect on the DOZEN bit bit 14-12 DOZE<2:0>: Processor Clock Reduction Select bits 111 = FCY/128 110 = FCY/64 101 = Fcy/32 100 = Fcy/16 011 = FCY/8 (default) 010 = FCY/4 001 = FCY/2000 = Fcy/1DOZEN: DOZE Mode Enable bit⁽¹⁾ bit 11 1 = DOZE<2:0> field specifies the ratio between the peripheral clocks and the processor clocks 0 = Processor clock/peripheral clock ratio forced to 1:1 bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits 111 = FRC divide by 256 110 = FRC divide by 64 101 = FRC divide by 32 100 = FRC divide by 16 011 = FRC divide by 8 010 = FRC divide by 4 001 = FRC divide by 2 000 = FRC divide by 1 (default) bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler) 11 = Output/8 10 = Reserved 01 = Output/4 (default) 00 = Output/2bit 5 Unimplemented: Read as '0' bit 4-0 PLLPRE<4:0>: PLL Phase Detector Input Divider bits (also denoted as 'N1', PLL prescaler) 11111 = Input/33 00001 = Input/3 00000 = Input/2 (default)

REGISTER 8-2: CLKDIV: CLOCK DIVISOR REGISTER⁽²⁾

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

2: This register is reset only on a Power-on Reset (POR).

^{© 2007-2011} Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	PLLDIV<8>
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLDI	IV<7:0>			
bit 7							bit 0
Legend:							
R = Readab	e bit	W = Writable I	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-9	Unimplemer	nted: Read as 'o)'				
bit 8-0	PLLDIV<8:0	>: PLL Feedbac	k Divisor bits	(also denoted	as 'M', PLL mu	ltiplier)	
	111111111	= 513					
	•						
	•						
	•						
0001100		= 50 (default)					
	•						
	•						
	•						
	00000010						
	000000001	-					
	000000000	-					

REGISTER 8-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER⁽¹⁾

Note 1: This register is reset only on a Power-on Reset (POR).

OSCTUN: FRC OSCILLATOR TUNING REGISTER⁽²⁾ REGISTER 8-4:

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	_	_	_	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			TUN<	<5:0> ⁽¹⁾		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6	Unimplemented: Read as '0'
bit 5-0	TUN<5:0>: FRC Oscillator Tuning bits ⁽¹⁾

- 111111 = Center frequency 0.375% (7.345 MHz) . 100001 = Center frequency - 11.625% (6.52 MHz) 100000 = Center frequency - 12% (6.49 MHz) 011111 = Center frequency + 11.625% (8.23 MHz) 011110 = Center frequency + 11.25% (8.20 MHz) 000001 = Center frequency + 0.375% (7.40 MHz) 000000 = Center frequency (7.37 MHz nominal)
- Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.
 - 2: This register is reset only on a Power-on Reset (POR).

8.4 Clock Switching Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

8.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 19.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

8.4.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires the following basic sequence:

- Read the COSC bits (OSCCON<14:12>) to determine the current oscillator source, if desired.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

 The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If both of them are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- 2. If a valid clock switch has been initiated, the status bits, LOCK (OSCCON<5>) and CF (OSCCON<3>) are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator has to be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRC-PLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: Refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F/PIC24H Family Reference Manual" for details.

8.5 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

DS70289J-page 98

9.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 9. Watchdog Timer and Power Savings Modes" (DS70196) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP202/204 and PIC24HJ16GP304 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24HJ32GP202/204 and PIC24HJ16GP304 devices can manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of the above methods can be used to selectively customize an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

PIC24HJ32GP202/204 and PIC24HJ16GP304 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 8.0 "Oscillator Configuration".

9.2 Instruction-Based Power-Saving Modes

PIC24HJ32GP202/204 and PIC24HJ16GP304 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. Example 9-1 shows the Assembler syntax of the PWRSAV instruction.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake-up.

9.2.1 SLEEP MODE

In the Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled
- The LPRC clock continues to run if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals may continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

9.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions
- · The WDT is automatically cleared
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active

The device will wake from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode is completed. The device then wakes up from Sleep or Idle mode.

9.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, however, these are not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

9.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled. So writes to those registers will have no effect and read values will be invalid.

A peripheral module is enabled only if both the associated bit in the PMD register are cleared and the peripheral is supported by the specific PIC24H variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

DS70289J-page 100

9.5 Power-Saving Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access
	the product page using the link above,
	enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en530271

9.5.1 KEY RESOURCES

- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

9.6 Power-Saving Control Registers

U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
—	—	T3MD	T2MD	T1MD	—	_	—
bit 15							bit 8
R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0
I2C1MD	—	U1MD	—	SPI1MD	—	_	AD1MD ⁽¹⁾
bit 7	•	•					bit 0

Legend:

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	T3MD: Timer3 Module Disable bit
	1 = Timer3 module is disabled
	0 = Timer3 module is enabled
bit 12	T2MD: Timer2 Module Disable bit
	1 = Timer2 module is disabled
	0 = Timer2 module is enabled
bit 11	T1MD: Timer1 Module Disable bit
	1 = Timer1 module is disabled
	0 = Timer1 module is enabled
bit 10-8	Unimplemented: Read as '0'
bit 7	I2C1MD: I2C1 Module Disable bit
	1 = I2C1 module is disabled
	0 = I2C1 module is enabled
bit 6	Unimplemented: Read as '0'
bit 5	U1MD: UART1 Module Disable bit
	1 = UART1 module is disabled
	0 = UART1 module is enabled
bit 4	Unimplemented: Read as '0'
bit 3	SPI1MD: SPI1 Module Disable bit
	1 = SPI1 module is disabled
	0 = SPI1 module is enabled
bit 2-1	Unimplemented: Read as '0'
bit 0	AD1MD: ADC1 Module Disable bit ⁽¹⁾
	1 = ADC1 module is disabled
	0 = ADC1 module is enabled

Note 1: PCFGx bits have no effect if the ADC module is disabled by setting this bit. In this case, all port pins multiplexed with ANx will be in Digital mode.

DS70289J-page 102

REGISTER 9-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2							
R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
IC8MD	IC7MD	_		_	—	IC2MD	IC1MD
bit 15	•				•		bit 8
						D 444 0	D 444 0
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	_	_	—	_	—	OC2MD	OC1MD
bit 7							bit C
Legend:							
R = Readab	ole bit	W = Writable	oit	U = Unimplen	nented bit, rea	ıd as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
bit 14 bit 13-10 bit 9	IC8MD: Input Capture 8 Module Disable bit 1 = Input Capture 8 module is disabled 0 = Input Capture 8 module is enabled IC7MD: Input Capture 2 Module Disable bit 1 = Input Capture 7 module is disabled 0 = Input Capture 7 module is enabled Unimplemented: Read as '0' IC2MD: Input Capture 2 Module Disable bit 1 = Input Capture 2 module is disabled						
bit 8 bit 7-2	IC1MD: Input 1 = Input Cap 0 = Input Cap	oture 2 module i Capture 1 Moc oture 1 module i oture 1 module i ted: Read as '0	lule Disable bi s disabled s enabled	t			
bit 1	OC2MD: Output Compare 2 Module Disable bit 1 = Output Compare 2 module is disabled 0 = Output Compare 2 module is enabled						
bit 0	OC1MD: Output Compare 1 Module Disable bit 1 = Output Compare 1 module is disabled 0 = Output Compare 1 module is enabled						

NOTES:

10.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 10. I/O Ports" (DS70193) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports


A parallel I/O port that shares a pin with a peripheral is generally subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch, write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. This means that the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.



© 2007-2011 Microchip Technology Inc.

10.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the **"Pin Diagrams**" section for the available pins and their functionality.

10.3 Configuring Analog Port Pins

The AD1PCFG and TRIS registers control the operation of the Analog-to-Digital (A/D) port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

10.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP. Examples are shown in Example 10-1 and Example 10-2. This also applies to PORT bit operations, such as BSET PORTB, # RB0, which are single cycle read-modify-write. All PORT bit operations, such as MOV PORTB, W0 or BSET PORTB, # RBx, read the pin and *not* the latch.

10.5 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJ32GP202/204 and PIC24HJ16GP304 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 31 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
btss	PORTB, #13	; Next Instruction

EXAMPLE 10-2: PORT BIT OPERATIONS

BSET	LATB, 1	LATB6	;Set	PORTB <rb6></rb6>	high
BSET	LATB, 1	LATB1	;Set	PORTB <rb1></rb1>	high
Preferred:					
NOP BSET NOP	PORTB,	#RB6	;Set	PORTB <rb6></rb6>	high
Correct: BSET	PORTB,	#RB1	;Set	PORTB <rb1></rb1>	high
Incorrect: BSET BSET	PORTB, PORTB,		,	PORTB <rb1> PORTB<rb6></rb6></rb1>	5

DS70289J-page 106

10.6 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low-pin count devices. In an application where more than one peripheral must be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

10.6.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

10.6.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of special function registers to map peripherals and to map outputs.

Since they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

10.6.2.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-9). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 10-2 Illustrates remappable pin selection for U1RX input.

Note:	For input mapping only, the Peripheral Pin
	Select (PPS) functionality does not have
	priority over the TRISx settings. There-
	fore, when configuring the RPn pin for
	input, the corresponding bit in the TRISx
	register must also be configured for input
	(i.e., set to '1').

FIGURE 10-2: REMAPPABLE MUX INPUT FOR U1RX




TABLE 10-1: REMAPPABLE PERIPHERAL INPUTS⁽¹⁾

Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer 2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer 3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 7	IC7	RPINR10	IC7R<4:0>
Input Capture 8	IC8	RPINR10	IC8R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
UART 1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART 1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
SPI 1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI 1 Clock Input	SCK1IN	RPINR20	SCK1R<4:0>
SPI 1 Slave Select Input	SS1IN	RPINR21	SS1R<4:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt input buffers.


10.6.2.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 10-10 through Register 10-22). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 10-2 and Figure 10-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.

FIGURE 10-3: MU REI FOI

MULTIPLEXING OF REMAPPABLE OUTPUT FOR RPn



Function RPnR<4:0>		Output Name	
NULL	00000	RPn tied to default port pin	
U1TX	00011	RPn tied to UART1 Transmit	
U1RTS	00100	RPn tied to UART1 Ready To Send	
SDO1	00111	RPn tied to SPI1 Data Output	
SCK1OUT	01000	RPn tied to SPI1 Clock Output	
SS1OUT	01001	RPn tied to SPI1 Slave Select Output	
OC1	10010	RPn tied to Output Compare 1	
OC2	10011	RPn tied to Output Compare 2	

TABLE 10-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

10.6.3 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24H devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- · Continuous state monitoring
- Configuration bit pin select lock

10.6.3.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting the IOLOCK bit prevents writes to the control registers; clearing this bit allows writes.

To set or clear the IOLOCK bit, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Note:	MPLAB [®] C30 provides built-in C			
	language functions for unlocking the			
	OSCCON register:			
builtin_write_OSCCONL(value)				
builtin_write_OSCCONH(value)				
See MPLAB Help for more information.				

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

10.6.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset will be triggered.

10.6.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY configuration bit (FOSC<5>) blocks the IOLOCK bit from being cleared after it has been set once.

In the default (unprogrammed) state, IOL1WAY is set restricting the users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

^{© 2007-2011} Microchip Technology Inc.

10.7 I/O Helpful Tips

- 1. In some cases, certain pins as defined in TABLE 22-9: "DC Characteristics: I/O Pin Input Specifications" under "Injection Current", have internal protection diodes to VDD and VSS. The term "Injection Current" is also referred to as "Clamp Current". On designated pins, with sufficient external current limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with nominal VDD with respect to the VSS and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin, (i.e., ANx), are always analog pins by default after any reset. Consequently, any pin(s) configured as an analog input pin, automatically disables the digital input pin buffer. As such, any attempt to read a digital input pin will always return a '0' regardless of the digital logic level on the pin if the analog pin is configured. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the analog pin configuration registers in the ADC module. (i.e., ADxPCFGL, AD1PCFGH), by setting the appropriate bit that corresponds to that I/O port pin to a '1'. On devices with more than one ADC, both analog pin configurations for both ADC modules must be configured as a digital I/O pin for that pin to function as a digital I/O pin.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.

- Each CN pin has a configurable internal weak pull-up resistor. The pull-ups act as a current source connected to the pin, and eliminates the need for external resistors in certain applications. The internal pull-up is to ~(VDD-0.8) not VDD. This is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH and at or below the VOL levels. However, for LEDs unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of the data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in Section 22.0 "Electrical Characteristics" for additional information.

10.8 I/O Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en530271

10.8.1 KEY RESOURCES

- Section 10. "I/O Ports" (DS70193)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

DS70289J-page 110

10.9 Peripheral Pin Select Registers

The PIC24HJ32GP202/204 and PIC24HJ16GP304 devices implement 17 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (9)
- Output Remappable Peripheral Registers (8)

Note:	Input and Output Register values can only be changed if the IOLOCK bit (OSC- CON<6>) = 0. See Section 10.6.3.1
	"Control Register Lock" for a specific command sequence.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			INT1R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—		—		_
bit 7	pit 7						bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared x =		x = Bit is unkr	iown	
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	INT1R<4:0>:	Assign Externa	al Interrupt 1	(INTR1) to the	corresponding F	RPn pin	
	11111 = Inpu	t tied to Vss					
	11001 = Inpu	t tied to RP25					
	•						
	•						
	•						
	00001 = Inpu						
	00000 = Inpu	t tied to RP0					

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

bit 7-0 Unimplemented: Read as '0'

REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	—	—	—	—		
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	—	—		INT2R<4:0>				
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-5	Unimplemen	ted: Read as '	0'					
bit 4-0	INT2R<4:0>:	Assign Externa	al Interrupt 2 ((INTR2) to the	corresponding F	RPn pin		
	11111 = Inp u							
	11001 = Inpu	ut tied to RP25						
	•							
	•							
	•							
	00001 = Inpu							
	00000 = Inpu	It tied to RP0						

DS70289J-page 112

REGISTER 10-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			T3CKR<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

0-0	0-0	0-0	r///-I	FX/ V V- I	FV/ VV- I	r///-I	r./ v v - i
—	—				T2CKR<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	T3CKR<4:0>: Assign Timer3 External Clock (T3CK) to the corresponding RPn pin
	11111 = Input tied to Vss 11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1 00000 = Input tied to RP0
bit 7-5	Unimplemented: Read as '0'
bit 4-0	T2CKR<4:0>: Assign Timer2 External Clock (T2CK) to the corresponding RPn pin
	11111 = Input tied to Vss
	11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1
	00000 = Input tied to RP0

Downloaded from Arrow.com.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			IC2R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	-	—			IC1R<4:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	id as '0'	
-n = Value a	n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn						
bit 15-13	Unimplemer	nted: Read as	0'				
bit 12-8	IC2R<4:0>: /	Assign Input Ca	apture 2 (IC2)	to the correspo	onding RPn pir	ı	
	11111 = I npe						
	11001 = Inp	ut tied to RP25					
	•						
	•						
	•						
		ut tied to RP1					
	•	ut tied to RP0	- 1				
bit 7-5	-	nted: Read as					
bit 4-0		Assign Input Ca	apture 1 (IC1)	to the correspo	onding RPn pir	1	
		ut tied to Vss ut tied to RP25					
	11001 – Inp	ul lieu lo RF25					
	•						
	•						
	00001 = I pp	ut tied to RP1					
		ut tied to RP1					
	55555 mp						

REGISTER 10-4: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

REGISTER 10-5: RPIR10: PERIPHERAL PIN SELECT INPUT REGISTER 10

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	_			IC8R<4:0>		
bit 15							bit 8
					D A A A	D A A A	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—				IC7R<4:0>		1.1.0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared							nown
bit 15-13	Unimplemer	nted: Read as	ʻ0'				
bit 12-8	IC8R<4:0>: /	Assign Input Ca	apture 8 (IC8)	to the correspo	onding RPn pir	า	
	11111 = Inp u						
	11001 = Inp	ut tied to RP25					
	•						
	•						
	•						
		ut tied to RP1 ut tied to RP0					
bit 7-5	•	nted: Read as	ʻ0'				
bit 4-0	-	Assign Input Ca		to the correspo	ondina RPn pir	า	
	11111 = Inpu	• ·					
		ut tied to RP25					
	•						
	•						
	•						
		ut tied to RP1					
	00000 = Inp i	ut tied to RP0					

© 2007-2011 Microchip Technology Inc.

REGISTER 10-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—				OCFAR<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0

OCFAR<4:0>: Assign Output Capture A (OCFA) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25 • • • 00001 = Input tied to RP1

00000 = Input tied to RP0

REGISTER 10-7: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			J1CTSR<4:	0>	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_					U1RXR<4:0	>	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable b	bit	U = Unimplem	ented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	iown
bit 15-13	Unimplemer	nted: Read as '0	,				
bit 12-8	U1CTSR<4:0	0>: Assign UAR	۲1 Clear to S	end (U1CTS) to	the corresp	onding RPn pin	
	11111 = I np						
	-	ut tied to RP25					
	•						
	•						
	• 00001 - Inn	ut tied to RP1					
		ut tied to RP0					
bit 7-5	-	nted: Read as '0	,				
	-	-: Assign UART		1RX) to the corr	espondina F	RPn pin	
bit 4-0	•••••••				eepenang.		
bit 4-0	11111 = Inp	ut tied to Vss					
bit 4-0	11111 = Inp 11001 = Inp						
bit 4-0		ut tied to Vss ut tied to RP25					
dit 4-0	11001 = Inp						
dit 4-0	11001 = Inp						
bit 4-0	11001 = Inpo						

Downloaded from Arrow.com.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		_			SCK1R<4:0		
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		—			SDI1R<4:0>	>	
bit 7							bit 0
Legend:							
R = Readabl		W = Writable			mented bit, rea		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-13	Unimplement	ted. Dood oo '	0'				
	-	ted: Read as '				55 ·	
bit 12-8		-	Clock Input (S	SCK1IN) to the	e corresponding	g RPn pin	
	11111 = Inpu	it fied to Vss it fied to RP25					
	•						
	•						
	•						
	00001 = Inpu	t tied to RP1					
	00000 = Inpu						
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4-0	SDI1R<4:0>:	Assign SPI 1 I	Data Input (SD	011) to the corr	esponding RPi	n pin	
	11111 = I npu						
	11001 = Inpu	t tied to RP25					
	•						
	•						
	•						
	00001 = Inpu						
	00000 = Inpu	it tied to RPU					

REGISTER 10-8: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

REGISTER 10-9: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			SS1R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0

00000 = Input tied to RP0

REGISTER 10-10: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP1R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP0R<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

- bit 12-8 **RP1R<4:0>:** Peripheral Output Function is Assigned to RP1 Output Pin (see Table 10-2 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP0R<4:0>:** Peripheral Output Function is Assigned to RP0 Output Pin (see Table 10-2 for peripheral function numbers)

© 2007-2011 Microchip Technology Inc.

REGISTER 10-11: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP3R<4:0>		
						bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				RP2R<4:0>		
		•				bit 0
	_	U-0 U-0	U-0 U-0 R/W-0	— — — U-0 U-0 R/W-0 R/W-0		— —

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin (see Table 10-2 for peripheral function numbers)

REGISTER 10-12: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP5R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP4R<4:0>		
bit 7							bit 0
Legend:							

0				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP5R<4:0>:** Peripheral Output Function is Assigned to RP5 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP4R<4:0>:** Peripheral Output Function is Assigned to RP4 Output Pin (see Table 10-2 for peripheral function numbers)

REGISTER 10-13: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP7R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP6R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin (see Table 10-2 for peripheral function numbers)

REGISTER 10-14: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—			RP9R<4:0>		
bit 15	·	•					bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—			RP8R<4:0>		
bit 7		•	•				bit 0
Legend:							

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP9R<4:0>:** Peripheral Output Function is Assigned to RP9 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP8R<4:0>:** Peripheral Output Function is Assigned to RP8 Output Pin (see Table 10-2 for peripheral function numbers)

 $\ensuremath{\textcircled{}^{\odot}}$ 2007-2011 Microchip Technology Inc.

REGISTER 10-15: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP11R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP10R<4:0>				
bit 7		•	•				bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	nd as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin (see Table 10-2 for peripheral function numbers)

REGISTER 10-16: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP13R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP12R<4:0>		
bit 7							bit 0
Legend:							
	1.11					(0)	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

- bit 12-8 **RP13R<4:0>:** Peripheral Output Function is Assigned to RP13 Output Pin (see Table 10-2 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP12R<4:0>:** Peripheral Output Function is Assigned to RP12 Output Pin (see Table 10-2 for peripheral function numbers)

REGISTER 10-17: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP15R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	-			RP14R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

bit 12-8 **RP15R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin (see Table 10-2 for peripheral function numbers)

REGISTER 10-18: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	_			RP17R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP16R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP17R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP16R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin (see Table 10-2 for peripheral function numbers)

© 2007-2011 Microchip Technology Inc.

REGISTER 10-19: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP19R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	_	RP18R<4:0>				
bit 7	•						bit 0
•							

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP19R<4:0>:** Peripheral Output Function is Assigned to RP19 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP18R<4:0>:** Peripheral Output Function is Assigned to RP18 Output Pin (see Table 10-2 for peripheral function numbers)

REGISTER 10-20: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP21R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP20R<4:0>		
bit 7							bit 0
Legend:							

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

- bit 12-8 **RP21R<4:0>:** Peripheral Output Function is Assigned to RP21 Output Pin (see Table 10-2 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP20R<4:0>:** Peripheral Output Function is Assigned to RP20 Output Pin (see Table 10-2 for peripheral function numbers)

REGISTER 10-21: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP23R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	-			RP22R<4:0>		
bit 7							bit 0

Legend:				
R = Readable bit	lable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
-----------	----------------------------

bit 12-8 **RP23R<4:0>:** Peripheral Output Function is Assigned to RP23 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP22R<4:0>:** Peripheral Output Function is Assigned to RP22 Output Pin (see Table 10-2 for peripheral function numbers)

REGISTER 10-22: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP25R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP24R<4:0>		
bit 7							bit 0
Logond:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP25R<4:0>:** Peripheral Output Function is Assigned to RP25 Output Pin (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R<4:0>:** Peripheral Output Function is Assigned to RP24 Output Pin (see Table 10-2 for peripheral function numbers)

© 2007-2011 Microchip Technology Inc.

NOTES:

11.0 TIMER1

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 11. Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter


Timer1 also supports these features:

- Timer gate operation
- Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

Figure 11-1 shows a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1) in the T1CON register.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits in the T1CON register.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 4. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.



^{© 2007-2011} Microchip Technology Inc.

11.1 Timer Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access
	the product page using the link above,
	enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en530271

11.1.1 KEY RESOURCES

- Section 11. "Timers" (DS70205)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

11.2 Timer1 Control Register

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	—	TSIDL	—	—	—	—	—
bit 15						•	bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
U-0 —	R/W-0 TGATE	-	R/W-0 S<1:0>	U-0	R/W-0 TSYNC	R/W-0 TCS	U-0

Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	TON: Timer1 On bit
	1 = Starts 16-bit Timer1
	0 = Stops 16-bit Timer1
bit 14	Unimplemented: Read as '0'
bit 13	TSIDL: Stop in Idle Mode bit
	1 = Discontinue module operation when device enters Idle mode0 = Continue module operation in Idle mode
bit 12-7	Unimplemented: Read as '0'
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit
	<u>When TCS = 1:</u> This bit is ignored.
	When TCS = 0:
	1 = Gated time accumulation enabled
	0 = Gated time accumulation disabled
bit 5-4	TCKPS<1:0> Timer1 Input Clock Prescale Select bits
	11 = 1:256
	10 = 1:64 01 = 1:8
	01 - 1.8 00 = 1.1
bit 3	Unimplemented: Read as '0'
bit 2	TSYNC: Timer1 External Clock Input Synchronization Select bit
	When TCS = 1:
	1 = Synchronize external clock input
	0 = Do not synchronize external clock input
	When TCS = 0:
	This bit is ignored.
bit 1	TCS: Timer1 Clock Source Select bit
bit 1	TCS: Timer1 Clock Source Select bit 1 = External clock from pin T1CK (on the rising edge)
bit 1 bit 0	TCS: Timer1 Clock Source Select bit

NOTES:

12.0 TIMER2/3 FEATURE

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 11. Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer2/3 feature has 32-bit timers that can also be configured as two independent 16-bit timers with selectable operating modes.

As a 32-bit timer, the Timer2/3 feature permits operation in three modes:

- Two Independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer (Timer2/3)
- Single 32-bit synchronous counter (Timer2/3)

The Timer2/3 feature also supports:

- Timer gate operation
- Selectable Prescaler Settings
- Timer operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features that are listed above, except for the event trigger. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON and T3CON registers. T2CON registers are shown in generic form in Register 12-1. T3CON registers are shown in Register 12-2.

For 32-bit timer/counter operation, Timer2 is the least significant word (lsw), and Timer3 is the most significant word (msw) of the 32-bit timers.

Note:	For 32-bit operation, T3CON control bits
	are ignored. Only T2CON control bit is
	used for setup and control. Timer2 clock
	and gate inputs are used for the 32-bit
	timer modules, but an interrupt is
	generated with the Timer3 interrupt flags.

12.1 32-bit Operation

To configure the Timer2/3 feature for 32-bit operation:

- 1. Set the corresponding T32 control bit.
- Select the prescaler ratio for Timer2 using the TCKPS<1:0> bits.
- Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 contains the most significant word of the value, while PR2 contains the least significant word.
- 5. Set the interrupt enable bit T3IE, if interrupts are required. Use the priority bits T3IP<2:0> to set the interrupt priority. While Timer2 controls the timer, the interrupt appears as a Timer3 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair TMR3:TMR2. TMR3 always contains the most significant word of the count, while TMR2 contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

^{© 2007-2011} Microchip Technology Inc.






FIGURE 12-1: TIMER2/3 (32-BIT) BLOCK DIAGRAM⁽¹⁾





DS70289J-page 132

12.2 Timer2/3 Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access
	the product page using the link above,
	enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en530271

12.2.1 KEY RESOURCES

- Section 11. "Timers" (DS70205)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

^{© 2007-2011} Microchip Technology Inc.

REGISTER											
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON	<u> </u>	TSIDL									
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0				
_	TGATE	-	S<1:0>	T32	_	TCS	_				
bit 7		-					bit 0				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	id as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
bit 15	TON: Timer2										
	$\frac{\text{When T32}}{1 = \text{Starts 32}}$										
	0 = Stops 32										
	When T32 =										
	1 = Starts 16										
bit 14	0 = Stops 16		0,								
	-	nted: Read as '									
bit 13	•	in Idle Mode bi		device enters IdI	e mode						
		module operat			e mode						
bit 12-7	Unimplemer	nted: Read as '	0'								
bit 6	TGATE: Time	er2 Gated Time	Accumulatio	n Enable bit							
	When TCS =										
	•	This bit is ignored.									
	<u>When TCS = 0:</u> 1 = Gated time accumulation enabled										
		ne accumulation									
bit 5-4	TCKPS<1:0>	-: Timer2 Input	Clock Presca	ale Select bits							
	11 = 1:256										
		10 = 1:64									
	01 = 1:8 00 = 1:1										
bit 3		imer Mode Sele	ect bit								
	1 = Timer2 a	nd Timer3 form	a single 32-b	pit timer							
	0 = Timer2 a	nd Timer3 act a	is two 16-bit f	imers							
bit 2	Unimplemer	nted: Read as '	0'								
bit 1		Clock Source S									
		clock from pin	F2CK (on the	rising edge)							
bit 0	0 = Internal o		٥'								
DILU	ommplemen	nted: Read as '	U								

REGISTER 12-1: T2CON CONTROL REGISTER

T3CON CONTROL REGISTER

R/W-0 U-0 U-0 R/W-0 U-0 U-0 U-0 U-0 TON⁽²⁾ TSIDL⁽¹⁾ bit 15 bit 8 U-0 R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 U-0 TCKPS<1:0>(2) TGATE⁽²⁾ TCS(2) ____ ____ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown TON: Timer3 On bit⁽²⁾ bit 15 1 = Starts 16-bit Timer3 0 = Stops 16-bit Timer3 bit 14 Unimplemented: Read as '0' bit 13 **TSIDL:** Stop in Idle Mode bit⁽¹⁾ 1 = Discontinue timer operation when device enters Idle mode 0 = Continue timer operation in Idle mode bit 12-7 Unimplemented: Read as '0' TGATE: Timer3 Gated Time Accumulation Enable bit⁽²⁾ bit 6 When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled TCKPS<1:0>: Timer3 Input Clock Prescale Select bits⁽²⁾ bit 5-4 11 = 1:256 prescale value 10 = 1:64 prescale value 01 = 1:8 prescale value 00 = 1:1 prescale value bit 3-2 Unimplemented: Read as '0' bit 1 TCS: Timer3 Clock Source Select bit⁽²⁾ 1 = External clock from T3CK pin 0 = Internal clock (Fosc/2)

bit 0 Unimplemented: Read as '0'

REGISTER 12-2:

Note 1: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (T2CON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (T2CON<3>), these bits have no effect.

© 2007-2011 Microchip Technology Inc.

NOTES:

13.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 12. Input Capture" (DS70198) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC24HJ32GP202/204 and PIC24HJ16GP304 devices support up to eight input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:


- · Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- Capture timer value on every edge (rising and falling).
- Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of the two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- Four-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts





^{© 2007-2011} Microchip Technology Inc.

13.1 Input Capture Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access
	the product page using the link above,
	enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en530271

13.1.1 KEY RESOURCES

- Section 12. "Input Capture" (DS70198)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

13.2 Input Capture Registers

REGISTER 13-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL	—	_	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0

Legend:		HC = Cleared i	in Hardware
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Module Stop in Idle Control bit
	1 = Input capture module will halt in CPU Idle mode
	0 = Input capture module will continue to operate in CPU Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture Timer Select bits
	 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits
	11 = Interrupt on every fourth capture event10 = Interrupt on every third capture event
	01 = Interrupt on every second capture event00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	1 = Input capture overflow occurred0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)
	 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (Rising edge detect only, all other control bits are not applicable.)
	110 = Unused (module disabled)
	101 = Capture mode, every 16th rising edge 100 = Capture mode, every 4th rising edge
	011 = Capture mode, every rising edge
	010 = Capture mode, every falling edge
	001 = Capture mode, every edge (rising and falling)
	(ICI<1:0> bits do not control interrupt generation for this mode.)
	000 = Input capture module turned off

NOTES:

14.0 OUTPUT COMPARE


- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 13. Output Compare" (DS70209) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.

The Output Compare module has multiple operating modes:

- Active-Low One-Shot mode
- · Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- · Continuous Pulse mode
- PWM mode without fault protection
- PWM mode with fault protection

FIGURE 14-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



^{© 2007-2011} Microchip Technology Inc.

14.1 Output Compare Modes

Configure the Output Compare modes by setting the appropriate Output Compare Mode bits (OCM<2:0>) in the Output Compare Control register (OCxCON<2:0>). Table 14-1 lists the different bit settings for the Output Compare modes. Figure 14-2 illustrates the output compare operation for various modes. The user


TABLE 14-1: OUTPUT COMPARE MODES

application must disable the associated timer when writing to the output compare control registers to avoid malfunctions.

Note:	See Section 13. "Output Compare"
	(DS70209) in the "dsPIC33F/PIC24H
	Family Reference Manual" for OCxR and
	OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation
000	Module Disabled	Controlled by GPIO register	—
001	Active-Low One-Shot	0	OCx Rising edge
010	Active-High One-Shot	1	OCx Falling edge
011	Toggle Mode	Current output is maintained	OCx Rising and Falling edge
100	Delayed One-Shot	0	OCx Falling edge
101	Continuous Pulse mode	0	OCx Falling edge
110	PWM mode without fault protection	0, if OCxR is zero 1, if OCxR is non-zero	No interrupt
111	PWM mode with fault protection	0, if OCxR is zero 1, if OCxR is non-zero	OCFA Falling edge for OC1 to OC4





DS70289J-page 142

14.2 Output Compare Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access			
	the product page using the link above,			
	enter this URL in your browser:			
	http://www.microchip.com/wwwproducts/			
	Devices.aspx?dDocName=en530271			

14.2.1 KEY RESOURCES

- Section 13. "Output Compare" (DS70209)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

^{© 2007-2011} Microchip Technology Inc.

14.3 Output Compare Register

REGISTER 14-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	OCSIDL	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT	OCTSEL		OCM<2:0>	
bit 7	•						bit 0

Legend:	HC = Cleared in Hardware	HS = Set in Hardware		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	 1 = Output Compare x will halt in CPU Idle mode 0 = Output Compare x will continue to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (This bit is only used when OCM<2:0> = 111.)
bit 3	OCTSEL: Output Compare Timer Select bit
	 1 = Timer3 is the clock source for Compare x 0 = Timer2 is the clock source for Compare x
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	 111 = PWM mode on OCx, Fault pin enabled 110 = PWM mode on OCx, Fault pin disabled 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin 100 = Initialize OCx pin low, generate single output pulse on OCx pin 011 = Compare event toggles OCx pin 010 = Initialize OCx pin high, compare event forces OCx pin low 001 = Initialize OCx pin low, compare event forces OCx pin high 000 = Output compare channel is disabled

15.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 18. Serial Peripheral Interface (SPI)" (DS70206) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, Analog-to-Digital Converters (ADCs), and so on. The SPI module is compatible with Motorola[®] SPI and SIOP.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of these four pins:

- · SDIx (serial data input)
- SDOx (serial data output)
- SCKx (shift clock input or output)
- · SSx (active-low slave select)

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.





^{© 2007-2011} Microchip Technology Inc.

15.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
 - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
 - b) If FRMPOL = 0, use a pull-up resistor on $\frac{1}{SSx}$.

Note:	This	insures	that	t the	first	fr	ame
	transr	nission	after	initializ	ation	is	not
	shifted or corrupted.						

- 2. In non-framed 3-wire mode, (i.e., not using SSx from a master):
 - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
 - b) If CKP = <u>0</u>, always place a pull-down resistor on SSx.
 - **Note:** This will insure that during power-up and initialization the master/slave will not lose sync due to an errant SCK transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame sync pulse is active on the SSx pin, which indicates the start of a data frame.
- **Note:** Not all third-party devices support Frame mode timing. Refer to the SPI electrical characteristics for details.
- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPI data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.
- 5. To avoid invalid slave read data to the master, the user's master software must guarantee enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPI shift register and is empty once the data transmission begins.

15.2 SPI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en530271

15.2.1 KEY RESOURCES

- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- · Development Tools

SPI Control Registers 15.3

REGISTER 15-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN	_	SPISIDL	_	_	_	_	_
bit 15		0					bit 8
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
—	SPIROV	—	_	_	—	SPITBF	SPIRBF
bit 7							bit 0

	bit	7
--	-----	---

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	SPIEN: SPIx Enable bit
	1 = Enables module and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins 0 = Disables module
bit 14	Unimplemented: Read as '0'
bit 13	SPISIDL: Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12-7	Unimplemented: Read as '0'
bit 6	 SPIROV: Receive Overflow Flag bit 1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register 0 = No overflow has occurred.
bit 5-2	Unimplemented: Read as '0'
bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15			I				bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽²⁾	CKP	MSTEN		SPRE<2:0>(3)		PPRE-	<1:0> (3)
bit 7							bit
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-13	Unimplemer	nted: Read as '	0'				
bit 12	-			er modes only)			
511 12	DISSCK: Disable SCKx pin bit (SPI Master modes only) 1 = Internal SPI clock is disabled, pin functions as I/O 0 = Internal SPI clock is enabled						
bit 11		sable SDOx pin					
	 1 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module 						
bit 10		IODE16: Word/Byte Communication Select bit					
	 1 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (8 bits) 						
bit 9		Data Input Samp	le Phase bit				
	Master mode	<u>e:</u> a sampled at er	nd of data out	out time			
		a sampled at m					
	SIAVE mode:	e cleared when	SDIv is used i	in Slava moda			
bit 8		lock Edge Sele		in Slave mode.			
bit o				on from active c	lock state to Idl	e clock state (see bit 6)
	0 = Serial ou	tput data chang	es on transitio	on from Idle cloo			
bit 7		Select Enable	•	de) ⁽²⁾			
		used for Slave r not used by mo		rolled by port fu	nction		
bit 6	 0 = SSx pin not used by module. Pin controlled by port function CKP: Clock Polarity Select bit 						
	 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level 						
bit 5	MSTEN: Mas	ster Mode Enab	le bit				
	1 = Master m 0 = Slave mo						
Note 1: The	CKE bit is no	t used in the Fra	amed SPI mo	des. Program th	nis bit to '0' for t	he Framed SF	l modes
(FR	MEN = 1).			C C			

REGISTER 15-2: SPIxCON1: SPIx CONTROL REGISTER 1

2: This bit must be cleared when FRMEN = 1.

3: Do not set both Primary and Secondary prescalers to a value of 1:1.

REGISTER 15-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: This bit must be cleared when FRMEN = 1.
 - 3: Do not set both Primary and Secondary prescalers to a value of 1:1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
FRMEN	SPIFSD	FRMPOL	—	—	—	—	_		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0		
	—	—	_	—	—	FRMDLY			
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, reac	l as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is u			own		
bit 15		ned SPIx Supp							
	1 = Framed SPIx support enabled (SSx pin used as frame sync pulse input/output) 0 = Framed SPIx support disabled								
bit 14		me Sync Pulse		ntroi dit					
	1 = Frame sync pulse input (slave) 0 = Frame sync pulse output (master)								
bit 13		• •	,						
2.1.10	FRMPOL: Frame Sync Pulse Polarity bit 1 = Frame sync pulse is active-high								
		nc pulse is acti	0						
bit 12-2	Unimplemented: Read as '0'								
bit 1	FRMDLY: Fra	me Sync Pulse	e Edge Select	bit					
	•	nc pulse coinci							
	•	nc pulse prece							
bit 0	Unimplemen	ted: This bit m	ust not be set	to '1' by the us	ser application				

REGISTER 15-3: SPIxCON2: SPIx CONTROL REGISTER 2

16.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 19. Inter-Integrated Circuit™ (I²CTM)" (DS70195) of the "dsPIC33Fj/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCLx pin is clock
- · The SDAx pin is data.

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly

16.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The I^2C module can operate either as a slave or a master on an I^2C bus.

The following types of I²C operation are supported:

- I²C slave operation with 7-bit addressing
- I²C slave operation with 10-bit addressing
- I²C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, refer to the *"dsPIC33F/PIC24H Family Reference Manual"*.




FIGURE 16-1: I^2C^{TM} BLOCK DIAGRAM (x = 1)

DS70289J-page 152

16.2 I²C Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above,					
	enter this URL in your browser:					
	http://www.microchip.com/wwwproducts/					
	Devices.aspx?dDocName=en530271					

16.2.1 KEY RESOURCES

- Section 13. "Inter-Integrated Circuit™ (I2C™)" (DS70195)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

16.3 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

- I2CxRSR is the shift register used for shifting data
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read
- I2CxTRN is the transmit register to which bytes are written during a transmit operation
- The I2CxADD register holds the slave address
- A status bit, ADD10, indicates 10-bit Address mode
- I2CxBRG acts as the Baud Rate Generator (BRG) reload value

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.

^{© 2007-2011} Microchip Technology Inc.

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0			
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN			
bit 15				•			bit 8			
D/M/ O	D/M/ O									
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC			
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7							bit 0			
Legend:		U = Unimpler	nented bit, rea	d as '0'						
R = Readable	e bit	W = Writable		HS = Set in h	ardware	HC = Cleared	in hardware			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	12CEN: 12Cx	Enable bit								
						as serial port pir	าร			
	0 = Disables t	the I2Cx modu	le. All I ² C pins	are controlled	by port functio	ns				
bit 14	Unimplemen	ted: Read as '	0'							
bit 13	-	p in Idle Mode								
			eration when de		n Idle mode					
bit 12		-			l ² C slave)					
	SCLREL: SCLx Release Control bit (when operating as I ² C slave) 1 = Release SCLx clock									
	0 = Hold SCLx clock low (clock stretch)									
	If STREN = 1:									
	Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware clear at beginning of slave transmission. Hardware clear at end of slave reception									
	If STREN = 0	beginning of slave transmission. Hardware clear at end of slave reception. STREN = 0°								
		-	only write '1' t	o release cloc	k). Hardware cl	ear at beginning	g of slave			
	transmission.		2			0				
bit 11	IPMIEN: Intel	ligent Peripher	al Managemer	nt Interface (IP	MI) Enable bit					
	1 = IPMI mode is enabled; all addresses Acknowledged									
	0 = IPMI mod									
bit 10	A10M: 10-bit Slave Address bit									
	1 = I2CxADD is a 10-bit slave address 0 = I2CxADD is a 7-bit slave address									
bit 9										
Sit 0	DISSLW: Disable Slew Rate Control bit 1 = Slew rate control disabled									
	0 = Slew rate control enabled									
bit 8	SMEN: SMBus Input Levels bit									
		D pin threshold MBus input the	ls compliant wi resholds	ith SMBus spe	cification					
bit 7	GCEN: Gene	ral Call Enable	bit (when ope	rating as I ² C s	lave)					
		•	•	ddress is rece	ived in the I2C	ĸRSR				
	 1 = Enable interrupt when a general call address is received in the I2CxRSR (module is enabled for reception) 									
	•		• •							
	0 = General o	call address di	sabled		20					
bit 6	0 = General of STREN: SCL:	call address di x Clock Stretcl	sabled n Enable bit (w	hen operating	as I ² C slave)					
bit 6	0 = General of STREN: SCL: Used in conju	call address di x Clock Stretcl nction with SC	sabled n Enable bit (w		as I ² C slave)					

DS70289J-page 154

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence
	0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C. Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence 0 = Start condition not in progress

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC	
ACKSTAT	TRSTAT	—	—	—	BCL	GCSTAT	ADD10	
bit 15							bit 8	
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC	
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	
bit 7							bit	
Legend:		U = Unimpler	nented hit rea	ad as '0'				
R = Readable	hit	W = Writable		HS = Set in h	ardware	HSC = Hardwa	aro sot/cloaro	
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr		
		I - DILIS SEL			aleu		IOWIT	
bit 15	(when operati 1 = NACK rec 0 = ACK rece	cknowledge Stang ng as I ² C mas ceived from slave ived from slave or clear at end	ter, applicable ve e		nsmit operation)		
bit 14	TRSTAT: Trar	nsmit Status bi	t (when opera	ting as I ² C ma	ster, applicable	to master trans	smit operation	
	0 = Master tra	 1 = Master transmit is in progress (8 bits + ACK) 0 = Master transmit is not in progress Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge. 						
bit 13-11	Unimplemen	ted: Read as '	0'					
bit 10	BCL: Master	Bus Collision [Detect bit					
	 1 = A bus collision has been detected during a master operation 0 = No collision Hardware set at detection of bus collision. 							
bit 9	GCSTAT: General Call Status bit 1 = General call address was received 0 = General call address was not received Hardware set when address matches general call address. Hardware clear at Stop detection.						ection.	
bit 8	ADD10: 10-bi	t Address Stat	us bit			-		
	 1 = 10-bit address was matched 0 = 10-bit address was not matched Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection. 						detection.	
bit 7	IWCOL: Write	e Collision Dete	ect bit					
	 1 = An attempt to write the I2CxTRN register failed because the I²C module is busy 0 = No collision Hardware set at occurrence of write to I2CxTRN while busy (cleared by software). 							
bit 6	I2COV: Receive Overflow Flag bit							
	 1 = A byte was received while the I2CxRCV register is still holding the previous byte 0 = No overflow 							
6.4 <i>C</i>					CV (cleared by s	sonware).		
bit 5	1 = Indicates 0 = Indicates	ldress bit (whe that the last by that the last by ar at device ad	rte received w rte received w	as data as device add	ress by reception of	slave byte.		
bit 4	P: Stop bit				- •	2		
-	1 = Indicates 0 = Stop bit w	that a Stop bit as not detecte or clear when	d last	ected last ed Start or Sto	p detected.			

DS70289J-page 156

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last Hardware set or clear when Start Repeated Start or Stan detected
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

REGISTER 16-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	_	—	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7		•		•	•	•	bit 0
Logondy							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

17.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 17. UART" (DS70188) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24HJ32GP202/204 and PIC24HJ16GP304 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.


The primary features of the UART module are:

- Full-Duplex 8-bit or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, odd or no parity options (for 8-bit data)
- · One or two stop bits
- Hardware Flow Control Option with UxCTS and UxRTS pins
- Fully Integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40 MIPS
- 4-deep first-in-first-out (FIFO) Transmit Data Buffer
- 4-deep FIFO Receive Data Buffer
- Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive interrupts
- A separate interrupt for all UART error conditions
- · Loopback mode for diagnostic support
- Support for Sync and Break characters
- · Support for automatic baud rate detection
- IrDA[®] encoder and decoder logic
- 16x baud clock output for IrDA[®] support

A simplified block diagram of the UART module is shown in Figure 17-1. The UART module consists of the following key hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 17-1: UART SIMPLIFIED BLOCK DIAGRAM



^{© 2007-2011} Microchip Technology Inc.

17.1 UART Helpful Tips

- 1. In multi-node direct-connect UART networks, UART receive inputs react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UART module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock relative to the incoming UxRX bit timing is no longer synchronized, resulting in the first character being invalid. This is to be expected.

17.2 UART Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en530271

17.2.1 KEY RESOURCES

- Section 17. "UART" (DS70188)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

17.3 UART Control Registers

REGISTER 17-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
UARTEN ⁽¹⁾	_	USIDL	IREN ⁽²⁾	RTSMD	_	UEN	<1:0>
bit 15							bit 8
R/W-0 HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL	<1:0>	STSEL
bit 7							bit 0

Legend:	HC = Hardware Clearable		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	UARTEN: UARTx Enable bit ⁽¹⁾
	 1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0> 0 = UARTx is disabled; all UARTx pins are controlled by port latches; UARTx power consumption minimal
bit 14	Unimplemented: Read as '0'
bit 13	USIDL: Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾
	1 = $IrDA^{\textcircled{R}}$ encoder and decoder enabled 0 = $IrDA^{\textcircled{R}}$ encoder and decoder disabled
bit 11	RTSMD: Mode Selection for UxRTS Pin bit
	1 = UxRTS pin in Simplex mode
	$0 = \overline{\text{UxRTS}}$ pin in Flow Control mode
bit 10	Unimplemented: Read as '0'
bit 9-8	UEN<1:0>: UARTx Enable bits
	 11 = UxTX, UxRX and BCLK pins are enabled and used; UxCTS pin controlled by port latches 10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin controlled by port latches 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLK pins controlled by port latches
bit 7	WAKE: Wake-up on Start bit Detect During Sleep Mode Enable bit
	 1 = UARTx will continue to sample the UxRX pin; interrupt generated on falling edge; bit cleared in hardware on following rising edge Na wake was enabled
1.1.0	0 = No wake-up enabled
bit 6	LPBACK: UARTx Loopback Mode Select bit
	 1 = Enable Loopback mode 0 = Loopback mode is disabled
bit 5	ABAUD: Auto-Baud Enable bit
	 1 = Enable baud rate measurement on the next character – requires reception of a Sync field (55h) before other data; cleared in hardware upon completion
	0 = Baud rate measurement disabled or completed
Note 1:	Refer to Section 17. "UART" (DS70188) in the <i>"dsPIC33F/PIC24H Family Reference Manual"</i> for information on enabling the UART module for receive or transmit operation.

2: This feature is only available for the 16x BRG mode (BRGH = 0).

^{© 2007-2011} Microchip Technology Inc.

REGISTER 17-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit
	1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits
	0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	-	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	HC = Hardware cleared	C = Clear only bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 15,13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits

11 = Reserved; do not use

- 10 = Interrupt when a character is transferred to the Transmit Shift Register, and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)

bit 14	UTXINV: Transmit Polarity Inversion bit
	If IREN = 0:
	1 = UxTX Idle state is '0'
	0 = UxTX Idle state is '1'
	If IREN = 1:
	1 = IrDA [®] encoded UxTX Idle state is '1'
	0 = IrDA [®] encoded UxTX Idle state is '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: Transmit Break bit
	 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
	0 = Sync Break transmission disabled or completed
bit 10	UTXEN: Transmit Enable bit ⁽¹⁾
	1 = Transmit enabled, UxTX pin controlled by UARTx
	 0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by port
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued
bit 7-6	URXISEL<1:0>: Receive Interrupt Mode Selection bits
	11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive

- buffer. Receive buffer has one or more characters
- **Note 1:** Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

© 2007-2011 Microchip Technology Inc.

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	1 = Parity error has been detected for the current character (character at the top of the receive FIFO)0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 \rightarrow 0 transition) will reset the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	1 = Receive buffer has data, at least one more character can be read
	0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

18.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 16. Analog-to-Digital Converter (ADC)" (DS70183) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP202/204 and PIC24HJ16GP304 devices have up to 13 Analog-to-Digital Conversion (ADC) module input channels.

The AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured as either a 10-bit, 4-sample-and-hold ADC (default configuration), or a 12-bit, 1- sample and hold ADC.

Note: The ADC module must be disabled before the AD12B bit can be modified.

18.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 13 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- · Selectable Buffer Fill modes
- Operation during CPU Sleep and Idle modes
- · 16-word conversion result buffer

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only 1 sample-and-hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported

Depending on the particular device pinout, the ADC can have up to 13 analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins.


The actual number of analog input pins and external voltage reference input configuration will depend on the specific device. Refer to the device data sheet for further details.

A block diagram of ADC for PIC24HJ16GP304 and PIC24HJ32GP204 devices is shown in Figure 18-1. A block diagram of the ADC for the PIC24HJ32GP202 device is shown in Figure 18-2.


18.2 ADC Initialization

To configure the ADC module:

- 1. Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>).
- Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
- Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>).
- 4. Determine how many sample-and-hold channels will be used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>).
- 5. Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
- 6. Select the way conversion results are presented in the buffer (AD1CON1<9:8>).
- 7. Turn on the ADC module (AD1CON1<15>).
- 8. Configure ADC interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select ADC interrupt priority.




DS70289J-page 166



© 2007-2011 Microchip Technology Inc.

FIGURE 18-3: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



18.3 ADC Helpful Tips

- 1. The SMPI<3:0> (AD1CON2<5:2>) control bits:
 - a) Determine when the ADC interrupt flag is set and an interrupt is generated if enabled.
 - b) When the CSCNA bit (AD1CON2<10>) is set to '1', determines when the ADC analog scan channel list defined in the AD1CSSL/AD1CSSH registers starts over from the beginning.
 - c) On devices without a DMA peripheral, determines when ADC result buffer pointer to ADC1BUF0-ADC1BUFF, gets reset back to the beginning at ADC1BUF0.
- On devices without a DMA module, the ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF regardless of which analog inputs are being used subject to the SMPI<3:0> bits (AD1CON2<5:2>) and the condition described in 1c above. There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
- On devices with a DMA module, the ADC module has only 1 ADC result buffer, (i.e., ADC1BUF0), per ADC peripheral and the ADC conversion result must be read either by the CPU or DMA controller before the next ADC conversion is complete to avoid overwriting the previous value.
- 4. The DONE bit (AD1CON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this

behavior because the CPU code execution is faster than the ADC. As a result, in manual sample mode, particularly where the users code is setting the SAMP bit (AD1CON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.

5. On devices with two ADC modules, the ADCxPCFG registers for both ADC modules must be set to a logic '1' to configure a target I/O pin as a digital I/O pin. Failure to do so means that any alternate digital input function will always see only a logic '0' as the digital input buffer is held in Disable mode.

18.4 ADC Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en530271

18.4.1 KEY RESOURCES

- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Code Samples
- Application Notes
- · Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

18.5 ADC Control Registers

REGISTER 18-1: AD1CON1: ADC1 CONTROL REGISTER 1

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
ADON	—	ADSIDL	—	—	AD12B	FORM	1<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0
						HC,HS	HC, HS
SSRC<2:0>			—	SIMSAM	ASAM	SAMP	DONE
bit 7							bit 0

Legend: HC = Cleared by hardware		HS = Set by hardware	C = Clear only bit
R = Readable bit	e bit W = Writable bit U = Unimplemented bit, read as '0'		d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	ADON: ADC Operating Mode bit 1 = ADC module is operating 0 = ADC is off
bit 14	Unimplemented: Read as '0'
bit 13	ADSIDL: Stop in Idle Mode bit
bit 10	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12-11	Unimplemented: Read as '0'
bit 10	AD12B: 10-bit or 12-bit Operation Mode bit
	 1 = 12-bit, 1-channel ADC operation 0 = 10-bit, 4-channel ADC operation
bit 9-8	FORM<1:0>: Data Output Format bits
	For 10-bit operation: 11 = Reserved 10 = Reserved
	01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>) 00 = Integer (Dout = 0000 00dd dddd dddd)
	For 12-bit operation: 11 = Reserved
	10 = Reserved 01 = Signed Integer (Dout = ssss sddd dddd dddd, where s = .NOT.d<11>) 00 = Integer (Dout = 0000 dddd dddd dddd)
bit 7-5	SSRC<2:0>: Sample Clock Source Select bits
	 111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = Reserved 101 = Reserved 100 = Reserved 011 = Reserved 010 = GP timer 3 compare ends sampling and starts conversion 001 = Active transition on INTO pin ends sampling and starts conversion
	000 = Clearing sample bit ends sampling and starts conversion
bit 4	Unimplemented: Read as '0'
bit 3	 SIMSAM: Simultaneous Sample Select bit (applicable only when CHPS<1:0> = 01 or 1x) When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence

© 2007-2011 Microchip Technology Inc.

REGISTER 18-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC sample-and-hold amplifiers are sampling 0 = ADC sample-and-hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will not affect any operation in

progress. Automatically cleared by hardware at start of a new conversion.

REGISTER 18-2: AD1CON2: ADC1 CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
VCFG<2:0>		•		—	CSCNA	CHPS	6<1:0>				
bit 15							bit 8				
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
BUFS	0-0	N/ W-U	SMPI		N/W-0	BUFM	ALTS				
bit 7	—		SIVIET	< 3.0>		DUFINI	bit (
Legend:											
R = Readable	e bit	W = Writab	le bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is s	et	'0' = Bit is cle	eared	x = Bit is unkr	nown				
		a , , , ,									
bit 15-13			oltage Reference	Configuration	DIts						
		ADREF+	ADREF-								
	000	Avdd	Avss	_							
		ternal VREF+	Avss	_							
	010 011 Ext	AVDD ternal VREF+	External VREF- External VREF-	_							
	1xx		Avss								
	IAA	7000	7100								
bit 12-11	•	ented: Read as									
bit 10		-	ctions for CH0+ du	uring Sample	A bit						
	 1 = Scan inputs 0 = Do not scan inputs 										
bit 9-8	CHPS<1:0>	CHPS<1:0>: Select Channels Utilized bits									
	When AD12B = 1, CHPS<1:0> is: U-0, Unimplemented, Read as '0'										
	1x = Converts CH0, CH1, CH2 and CH3										
	01 = Converts CH0 and CH1 00 = Converts CH0										
bit 7			it (valid only when	BUFM = 1)							
					plication should	access data in	the first half				
	 1 = ADC is currently filling second half of buffer, user application should access data in the first half 0 = ADC is currently filling first half of buffer, user application should access data in the second half 										
bit 6	Unimpleme	ented: Read as	s '0'								
bit 5-2	SMPI<3:0>:	: Sample/Conv	ert Sequences Pe	er Interrupt S	election bits						
	1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence										
	1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence										
	•										
	•										
			ompletion of conve ompletion of conve				се				
bit 1		er Fill Mode S	-								
			of buffer on first int	terrupt and th	e second half o	f buffer on next	t interrupt				
			uffer from the begi								
bit 0	ALTS: Alter	nate Input Sar	nple Mode Select	bit							
			elects for Sample		nple and Sample	e B on next sar	mple				
	0 = Always uses channel input selects for Sample A										

© 2007-2011 Microchip Technology Inc.

REGISTER 18-3: AD1CON3: ADC1 CONTROL REGISTER 3

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ADRC					SAMC<4:0>	(1)					
bit 15							bit 8				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
			ADCS	<7:0> ⁽²⁾							
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable bi	it	U = Unimpler	mented bit, re	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15		Conversion Cloc	k Source bit								
	1 = ADC inter 0 = Clock der	nal RC clock ived from systen	n clock								
bit 14-13	Unimplemen	ted: Read as '0'									
bit 12-8	SAMC<4:0>:	Auto Sample Tir	me bits ⁽¹⁾								
	11111 = 31 T	AD									
	•										
	•										
	•										
	00001 = 1 TA 00000 = 0 TA										
bit 7-0	ADCS<7:0>: ADC Conversion Clock Select bits ⁽²⁾										
	11111111 = Reserved										
	•										
	•										
	•										
	•										
	01000000 = Reserved 00111111 = Tcy · (ADCS<7:0> + 1) = 64 · Tcy = Tad										
	•										
	•										
	•										
	00000001 =	TCY · (ADCS<7: TCY · (ADCS<7:	0> + 1) = 2	• TCY = TAD							
	00000000 =	TCY · (ADCS<7:	0> + 1) = 1	• TCY = TAD							
Note 1: Th	nis bit only used i	f AD1CON1<7.5	5> (SSRC<2	· 0>) = 111							
			(00100-2								

2: This bit is not used if AD1CON3<15> (ADRC) = 1.

REGISTER 18-4: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	CH123N	IB<1:0>	CH123SB
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0

0-0	0-0	0-0	0-0	0-0	10/00-0	10/00-0	10/00-0
—	—	—	_	—	CH123NA<1:0>		CH123SA
bit 7	it 7			bit 0			

Legend:				
R = Readable bit	able bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-11 Unimplemented: Read as '0'

bit 10-9 CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample B bits PIC24HJ32GP202 devices only:

- <u>If AD12B = 1:</u> 11 = Reserved 10 = Reserved
- 01 = Reserved
- 00 = Reserved

If AD12B = 0:

- 11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11
- 10 = Reserved
- 01 = CH1, CH2, CH3 negative input is VREF-
- 00 = CH1, CH2, CH3 negative input is VREF-

PIC24HJ32GP204 and PIC24HJ16GP304 devices only:

- If AD12B = 1:
- 11 = Reserved 10 = Reserved
- 01 = Reserved
- 00 = Reserved

If AD12B = 0:

11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11
10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8
01 = CH1, CH2, CH3 negative input is VREF00 = CH1, CH2, CH3 negative input is VREFCH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit
If AD12B = 1:
1 = Reserved
0 = Reserved
If AD12B = 0:
CH123E =

1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

bit 7-3 Unimplemented: Read as '0'

© 2007-2011 Microchip Technology Inc.

bit 8

REGISTER 18-4: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER (CONTINUED)

bit 2-1

CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits PIC24HJ32GP202 devices only:

If AD12B = 1:

11 = Reserved

10 = Reserved

01 = Reserved

00 = Reserved

If AD12B = 0:

11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11 10 = Reserved

01 = CH1, CH2, CH3 negative input is VREF-

00 = CH1, CH2, CH3 negative input is VREF-

PIC24HJ32GP204 and PIC24HJ16GP304 devices only:

If AD12B = 1:

11 = Reserved

10 = Reserved

- 01 = Reserved
- 00 = Reserved

If AD12B = 0:

11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8 01 = CH1, CH2, CH3 negative input is VREF-00 = CH1, CH2, CH3 negative input is VREF-

bit 0

CH123SA: Channel 1, 2, 3 Positive Input Select for Sample A bit If AD12B = 1:

1 = Reserved

0 = Reserved

If AD12B = 0:

1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5

0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

REGISTER 18-5: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB	—	—			CH0SB<4:0>		
bit 15							bit 8

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA	—	_			CH0SA<4:0>		
bit 7							bit 0

La namela
Legend:
Logona.

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 CHONB: Channel 0 Negative Input Select for Sample B bit

- 1 = Channel 0 negative input is AN1
- 0 = Channel 0 negative input is VREF-
- bit 14-13 Unimplemented: Read as '0'
- bit 12-8 CH0SB<4:0>: Channel 0 Positive Input Select for Sample B bits
 - PIC24HJ32GP204 and PIC24HJ16GP304 devices only:
 - 01100 = Channel 0 positive input is AN12
 •
 - 00010 = Channel 0 positive input is AN2
 - 00001 = Channel 0 positive input is AN1
 - 00000 = Channel 0 positive input is AN0

PIC24HJ32GP202 devices only:

01100 = Channel 0 positive input is AN12
01000 = Reserved
01011 = Reserved
00110 = Reserved
00010 = Channel 0 positive input is AN2
00001 = Channel 0 positive input is AN1
00000 = Channel 0 Negative Input Select for Sample A bit
1 = Channel 0 negative input is VREF-

bit 6-5 Unimplemented: Read as '0'

© 2007-2011 Microchip Technology Inc.

REGISTER 18-5: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER (CONTINUED)

bit 4-0 CH0SA<4:0>: Channel 0 Positive Input Select for Sample A bits PIC24HJ32GP204 and PIC24HJ16GP304 devices only: 01100 = Channel 0 positive input is AN12 . 00010 = Channel 0 positive input is AN2 00001 = Channel 0 positive input is AN1 00000 = Channel 0 positive input is AN0 PIC24HJ32GP202 devices only: 01100 = Channel 0 positive input is AN12 ٠ . 01000 = Reserved 00111 = Reserved 00110 = Reserved 00010 = Channel 0 positive input is AN2 00001 = Channel 0 positive input is AN1 00000 = Channel 0 positive input is AN0

REGISTER 18-6: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	_	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CSS7 | CSS6 | CSS5 | CSS4 | CSS3 | CSS2 | CSS1 | CSS0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-0 CSS<12:0>: ADC Input Scan Selection bits

- 1 = Select ANx for input scan
- 0 = Skip ANx for input scan
- **Note 1:** On devices without 13 analog inputs, all AD1CSSL bits can be selected by the user application. However, inputs selected for scan without a corresponding input on device converts VREFL.
 - **2:** CSSx = ANx, where x = 0 through 12.

REGISTER 18-7: AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW^(1,2,3)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | • | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

- bit 12-0 PCFG<12:0>: ADC Port Configuration Control bits
 - 1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage
- **Note 1:** On devices without 13 analog inputs, all PCFG bits are R/W by user software. However, the PCFG bits are ignored on ports without a corresponding input on device.
 - **2:** PCFGx = ANx, where x = 0 through 12.
 - **3:** The PCFGx bits have no effect if the ADC module is disabled by setting ADxMD bit in the PMDx register. In this case, all port pins multiplexed with ANx will be in Digital mode.

© 2007-2011 Microchip Technology Inc.

NOTES:

19.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC24HJ32GP202/204 and PIC24HJ16GP304 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.

PIC24HJ32GP202/204 and PIC24HJ16GP304 devices include several features that are intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- · Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

19.1 Configuration Bits

PIC24HJ32GP202/204 and PIC24HJ16GP304 devices provide nonvolatile memory implementation for device configuration bits. Refer to **Section 25. "Device Configuration"** (DS70194) of the *"dsPIC33F/PIC24H Family Reference Manual"*, for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The Device Configuration register map is shown in Table 19-1.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 19-2.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFF), which can only be accessed using table reads and table writes.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	_	_	_	—		BSS<2:0>		BWRP
0xF80002	Reserved	_	—	_	—	_	—	_	—
0xF80004	FGS				—		GSS<1	:0>	GWRP
0xF80006	FOSCSEL	IESO	_	_	_		FNOSC<2:0>		•
0xF80008	FOSC	FCKSM	FCKSM<1:0>		—	-	OSCIOFNC	POSCN	1D<1:0>
0xF8000A	FWDT	FWDTEN	WINDIS		WDTPRE		WDTPOST<3:0>		
0xF8000C	FPOR	F	Reserved(1)	ALTI2C	-	FPWRT<2:0>		•
0xF8000E	FICD	Reserv	ed ⁽²⁾	JTAGEN	—	-	—	ICS<	:1:0>
0xF80010	FUID0		User Unit ID Byte 0						
0xF80012	FUID1		User Unit ID Byte 1						
0xF80014	FUID2		User Unit ID Byte 2						
0xF80016	FUID3				User Unit ID	Byte 3			

TABLE 19-1: DEVICE CONFIGURATION REGISTER MAP

Legend: — = unimplemented bit, read as '0'.

Note 1: These bits are reserved and always read as '1'.

2: These bits are reserved for use by development tools and must be programmed as '1'.

Bit Field	Register	RTSP Effect	Description
BWRP	FBS	Immediate	Boot Segment Program Flash Write Protection 1 = Boot segment may be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Immediate	PIC24HJ32GP202 and PIC24HJ32GP204 Devices Only Boot Segment Program Flash Code Protection Size X11 = No Boot program Flash segment
			Boot space is 768 Instruction Words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0007FE 010 = High security; boot program Flash segment ends at 0x0007FE
			Boot space is 3840 Instruction Words (except interrupt vectors) 101 = Standard security; boot program Flash segment, ends at 0x001FFE 001 = High security; boot program Flash segment ends at 0x001FFE
			Boot space is 7936 Instruction Words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x003FFE 000 = High security; boot program Flash segment ends at 0x003FFE
BSS<2:0>	FBS	Immediate	PIC24HJ16GP304 Devices Only Boot Segment Program Flash Code Protection Size x11 = No Boot program Flash segment
			Boot space is 768 Instruction Words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0007FE 010 = High security; boot program Flash segment ends at 0x0007FE
			Boot space is 3840 Instruction Words (except interrupt vectors) 101 = Standard security; boot program Flash segment, ends at 0x001FFE 001 = High security; boot program Flash segment ends at 0x001FFE
			Boot space is 5376 Instruction Words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x002BFE 000 = High security; boot program Flash segment ends at 0x002BFE
GSS<1:0>	FGS	Immediate	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security 0x = High security
GWRP	FGS	Immediate	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	Immediate	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	If clock switch is enabled, RTSP effect is on any device Reset; otherwise, Immediate	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator

TABLE 19-2: CONFIGURATION BITS DESCRIPTION

DS70289J-page 180

Bit Field	Register	RTSP Effect	Description
FCKSM<1:0>	FOSC	Immediate	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	FOSC	Immediate	Peripheral Pin Select Configuration 1 = Allow only one re-configuration 0 = Allow multiple re-configurations
OSCIOFNC	FOSC	Immediate	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Immediate	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	Immediate	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Immediate	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Immediate	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	FWDT	Immediate	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • 0001 = 1:2 0000 = 1:1
ALTI2C	FPOR	Immediate	Alternate I ² C [™] pins 1 = I ² C mapped to SDA1/SCL1 pins 0 = I ² C mapped to ASDA1/ASCL1 pins
FPWRT<2:0>	FPOR	Immediate	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
JTAGEN	FICD	Immediate	JTAG Enable bit 1 = JTAG enabled 0 = JTAG disabled

TABLE 19-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

 $[\]ensuremath{\textcircled{}^{\odot}}$ 2007-2011 Microchip Technology Inc.

Bit Field	Register	RTSP Effect	Description
ICS<1:0>	FICD	Immediate	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

TABLE 19-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

DS70289J-page 182

19.2 On-Chip Voltage Regulator


All of PIC24HJ32GP202/204 the and PIC24HJ16GP304 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24HJ32GP202/204 and PIC24HJ16GP304 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 19-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 22-13 located in Section 22.1 "DC Characteristics".

Note:	It is important for the low-ESR capacitor to
	be placed as close as possible to the VCAP
	pin.

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 19-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR^(1,2,3)



19.3 Brown-Out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated voltage VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle mode and resets the device in case VDD falls below the BOR threshold voltage.

© 2007-2011 Microchip Technology Inc.

19.4 Watchdog Timer (WDT)

For PIC24HJ32GP202/204 and PIC24HJ16GP304 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

19.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allows the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

All Device Resets Transition to New Clock Source Exit Sleep or Idle Mode PWRSAV Instruction CLRWDT Instruction Watchdog Timer Sleep/Idle WDTPRE WDTPOST<3:0> SWDTEN WDT Wake-up FWDTFN RS Prescaler Postscaler WDT LPRC Clock (divide by N1) (divide by N2) Reset 0 WINDIS WDT Window Select CLRWDT Instruction

FIGURE 19-2: WDT BLOCK DIAGRAM

19.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.

19.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.

19.5 JTAG Interface

PIC24HJ32GP202/204 and PIC24HJ16GP304 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface will be provided in future revisions of the document.

19.6 Code Protection and CodeGuard™ Security

The PIC24HJ32GP202/204 and PIC24HJ16GP304 product family offers the intermediate implementation of CodeGuard Security. CodeGuard Security allows multiple parties to securely share resources (memory,

TABLE 19-3:CODE FLASH SECURITY
SEGMENT SIZES FOR
32 KBYTE DEVICES

CONFIG BITS		
BSS<2:0>=x11 0K	VS = 256 IW GS = 11008 IW	0x000000 0x0001FE 0x000200 0x0007FE 0x000800 0x001FFE 0x002000 0x003FFE 0x002000
		0x0057FE
	VS = 256 IW	0x000000 0x0001FE
BSS<2:0>=x10	BS = 768 IW	0x000200 0x0007FE 0x000800
256		0x000167E 0x002000 0x0037FE 0x004000
	GS = 10240 IW	0x0057FE
	VS = 256 IW	0x000000 0x0001FE
BSS<2:0>=x01	BS = 3840 IW	0x000200 0x0007FE 0x000800 0x001FFE
768	GS = 7168 IW	0x002000 0x003FFE 0x004000
		0x0057FE
	VS = 256 IW	0x0001FE 0x000200
BSS<2:0>=x00	BS = 7936 IW	0x0007FE 0x000800 0x001FFE 0x002000
1792	GS = 3072 IW	0x003FFE 0x004000
	GS = 3072 IVV	0x0057FE

interrupts and peripherals) on a single chip. This feature helps to protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IPs reside on the single chip.

The code protection features are controlled by the Configuration registers: FBS and FGS. The Secure segment and RAM is not implemented.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70199) in the "dsPIC33F/PIC24H Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

TABLE 19-4: CODE FLASH SECURITY SEGMENT SIZES FOR 16 KBYTE DEVICES

CONFIG BITS		
CONFIG BITS		
BSS<2:0>=x11 0K	VS = 256 IW GS = 5376 IW	0x000000 0x0001FE 0x000200 0x0007FE 0x000800 0x001FFE 0x002000
		0x002BFE
	VS = 256 IW	0x000000 0x0001FE
DCC (0.0) (10)	BS = 768 IW	0x000200 0x0007FF
BSS<2:0>=x10 256		0x000800 0x001FFE 0x002000
	GS = 4608 IW	0x002BFE
	1	0x000000
	VS = 256 IW	0x000000 0x0001FE 0x000200
BSS<2:0>=x01	BS = 3840 IW	0x0007FE 0x000800 0x001FFE
768		0x002000
	GS = 1536 IW	0x002BFE
	VS = 256 IW	0x000000 0x0001FE
BSS<2:0>=x00	BS = 5376 IW	0x000200 0x0007FE 0x000800 0x001FFE 0x002000
1792		
		0x002BFE

^{© 2007-2011} Microchip Technology Inc.

19.7 In-Circuit Serial Programming

PIC24HJ32GP202/204 and PIC24HJ16GP304 family microcontrollers can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) document for details about In-Circuit Serial Programming™ (ICSP)™.

Any of the following three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

19.8 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the Emulation/Debug Clock (PGECx) and Emulation/Debug Data (PGEDx) pin functions.

Any of the following three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To make use of the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, Vss and PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

20.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of this group of PIC24HJ32GP202/204 and PIC24HJ16GP304 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"dsPIC33F/PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.

The PIC24H instruction set is identical to that of the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- · Control operations

Table 20-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 20-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are single word. Certain double-word instructions are designed to provide all of the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or double word instruction. Moreover, double word moves require two cycles. The double word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

TABLE 20-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers \in {W0W15}
Wns	One of 16 source working registers \in {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

Base Instr #	Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN,Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None

TABLE 20-2: INSTRUCTION SET OVERVIEW

 $\ensuremath{\textcircled{}^{\odot}}$ 2007-2011 Microchip Technology Inc.

Base Status Flags Assembly # of # of Instr Assembly Syntax Description Words Mnemonic Cycles Affected # Z 12 BTST BTST Bit Test f f,#bit4 Bit Test Ws to C 1 С BTST.C Ws,#bit4 1 Bit Test Ws to Z 1 Ζ BTST.Z Ws,#bit4 1 Ws,Wb Bit Test Ws<Wb> to C 1 1 С BTST.C BTST.Z Bit Test Ws<Wb> to Z 1 1 Ζ Ws,Wb BTSTS 1 Ζ 13 BTSTS f,#bit4 Bit Test then Set f 1 1 С BTSTS.C Ws,#bit4 Bit Test Ws to C, then Set 1 BTSTS.Z Ws,#bit4 Bit Test Ws to Z, then Set 1 1 Ζ 14 CALL lit23 Call subroutine 2 2 None CALL Call indirect subroutine 2 None 1 CALL Wn 15 CLR CLR f f = 0x00001 1 None WREG = 0x0000 CLR WREG 1 1 None CLR Ws = 0x00001 1 None Ws CLRWDT Clear Watchdog Timer 1 WDTO,Sleep 16 CLRWDT 1 $f = \overline{f}$ 17 COM 1 COM f 1 N.Z СОМ f,WREG WREG = \overline{f} 1 1 N,Z Wd = Ws1 1 N.Z COM Ws,Wd CP Compare f with WREG 18 СР f 1 1 C,DC,N,OV,Z СР Wb,#lit5 Compare Wb with lit5 1 1 C,DC,N,OV,Z Compare Wb with Ws (Wb - Ws) C,DC,N,OV,Z CP 1 Wb,Ws 1 CP0 19 Compare f with 0x0000 C,DC,N,OV,Z CP0 f 1 1 CP0 Compare Ws with 0x0000 1 1 C,DC,N,OV,Z Ws 20 CPB CPB f Compare f with WREG, with Borrow 1 1 C,DC,N,OV,Z СРВ Wb,#lit5 Compare Wb with lit5, with Borrow 1 1 C,DC,N,OV,Z Compare Wb with Ws, with Borrow CPB Wb,Ws 1 1 C,DC,N,OV,Z (Wb - Ws - C) CPSEQ 21 CPSEQ Wb, Wn Compare Wb with Wn, skip if = 1 None (2 or 3) 22 CPSGT CPSGT Wb, Wn Compare Wb with Wn, skip if > 1 None (2 or 3) 23 CPSLT Compare Wb with Wn, skip if < CPSLT Wb, Wn 1 None (2 or 3) 24 CPSNE CPSNE Compare Wb with Wn, skip if 1/4 1 None Wb, Wn 1 (2 or 3) 25 DAW DAW Wn = decimal adjust Wn 1 1 С Wn 26 DEC f f = f - 1 1 1 C,DC,N,OV,Z DEC WREG = f - 1 DEC f,WREG 1 1 C,DC,N,OV,Z Wd = Ws - 1 DEC Ws,Wd 1 1 C,DC,N,OV,Z C,DC,N,OV,Z 27 DEC2 f = f - 21 DEC2 f 1 DEC2 f,WREG WREG = f - 2 1 1 C,DC,N,OV,Z Wd = Ws - 2 1 1 C,DC,N,OV,Z DEC2 Ws,Wd 28 DISI #lit14 Disable Interrupts for k instruction cycles 1 1 None DISI 29 DIV Signed 16/16-bit Integer Divide 1 18 N,Z,C,OV DIV.S Wm,Wn DIV.SD Signed 32/16-bit Integer Divide 1 18 N,Z,C,OV Wm,Wn Unsigned 16/16-bit Integer Divide 1 18 N,Z,C,OV DIV.U Wm,Wn DIV.UD Wm,Wn Unsigned 32/16-bit Integer Divide 1 18 N,Z,C,OV 30 EXCH 1 None EXCH Wns,Wnd Swap Wns with Wnd 1 31 FBCL Find Bit Change from Left (MSb) Side 1 С FBCL Ws.Wnd 1 FF1L 32 Find First One from Left (MSb) Side 1 1 С FF1L Ws,Wnd Ws,Wnd 33 FF1R Find First One from Right (LSb) Side 1 1 С FF1R GOTO 34 GOTO Go to address 2 2 None Expr GOTO Go to indirect 1 2 None Wn

TABLE 20-2: INSTRUCTION SET OVERVIEW (CONTINUED)

DS70289J-page 190

Base Instr #	Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
35	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
36	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
37	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
38	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
39	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
40	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	None
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
41	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
41		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
42	NEG	NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
43	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
44	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
45	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
46	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep

TABLE 20-2: INSTRUCTION SET OVERVIEW (CONTINUED)

 $\ensuremath{\textcircled{}^{\odot}}$ 2007-2011 Microchip Technology Inc.

TABLE 20-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected	
47	RCALL	RCALL	Expr	Relative Call	1	2	None	
-1	TOALE	RCALL	Wn	Computed Call	1	2	None	
48	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None	
-0		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None	
49	RESET	RESET	WII	Software device Reset	1	1	None	
50	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None	
50	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None	
52	RETURN	RETURN	#11010, WH	Return from Subroutine	1	3 (2)	None	
53	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z	
	I LO	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z	
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z	
54	RLNC f f Rest to a field of the set		1	1	N,Z			
54	ILENO.	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z	
		RLNC	Ws,Wd	Wite Control and Control Wite C	1	1	N,Z	
55	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z	
55	NNO	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z	
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z	
56	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	0,11,2 N,Z	
50	INING .	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z	
		RRNC	Ws,Wd	Will Rotate Right (No Carry) Ws	1	1	N,Z	
57	SE	SE	Ws,Wa	Wnd = sign-extended Ws	1	1	C,N,Z	
58 SETM		SETM	f	f = 0xFFFF	1	1	None	
50	SETW	SETM	WREG	WREG = 0xFFFF	1	1	None	
		SETM	WREG	WKEG = 0XFFFF Ws = 0xFFFF	1	1	None	
59	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z	
00	5L	SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z	
		SL	Ws,Wd	Wite Control Wd = Left Shift Ws	1	1	C,N,OV,Z	
		SL	Wb,Wns,Wnd	Wrd = Left Shift Wb by Wrs	1	1	N,Z	
		SL	Wb,#lit5,Wnd	What = Left Shift Wb by Vits	1	1	N,Z	
60	SUB	SUB	f	f = f - WREG	1	1	C,DC,N,OV,Z	
00	000	SUB	f,WREG	WREG = f - WREG	1	1	C,DC,N,OV,Z	
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z	
		SUB	Wb,Ws,Wd	Wd = Wb - Ws	1	1	C,DC,N,OV,Z	
		SUB	WD,WS,Wd Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z	
61	SUBB			$f = f - WREG - (\overline{C})$			C,DC,N,OV,Z	
01	0000	SUBB	f		1	1		
		SUBB	f,WREG	WREG = f - WREG - (C)	1	1	C,DC,N,OV,Z	
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z	
		SUBB	Wb,Ws,Wd	Wd = Wb - Ws - (C)	1	1	C,DC,N,OV,Z	
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z	
62	SUBR	SUBR	f	f = WREG - f	1	1	C,DC,N,OV,Z	
		SUBR	f,WREG	WREG = WREG - f	1	1	C,DC,N,OV,Z	
		SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C,DC,N,OV,Z	
		SUBR Wb,#lit5,Wd Wd = lit5 - Wb		1	1	C,DC,N,OV,Z		
63	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z	
		SUBBR	f,WREG	WREG = WREG - f - (\overline{C})	1	1	C,DC,N,OV,Z	
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z	
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z	
64	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None	
		SWAP	Wn	Wn = byte swap Wn	1	1	None	
65	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None	

DS70289J-page 192

TABLE 20-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
67	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
68	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
69	ULNK	ULNK		Unlink Frame Pointer	1	1	None
70	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
71	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

 $\ensuremath{\textcircled{}^{\odot}}$ 2007-2011 Microchip Technology Inc.

NOTES:

21.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
- MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

21.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

21.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

21.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

21.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

21.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

21.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

21.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

21.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

21.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

21.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

21.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline PIC16F5xx), (PIC10F, PIC12F5xx, midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

21.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

21.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

22.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJ32GP202/204 and PIC24HJ16GP304 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24HJ32GP202/204 and PIC24HJ16GP304 family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽⁴⁾	0.3V to 3.6V
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(4)}$	0.3V to +5.6V
Maximum current out of Vss pin	
Maximum current into VDD pin ⁽²⁾	250 mA
Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾	
Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾	15 mA
Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2: Maximum allowable current is a function of device maximum power dissipation (see Table 22-2).

- 3: Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
- 4: Refer to the "Pin Diagrams" section for 5V tolerant pins.

^{© 2007-2011} Microchip Technology Inc.

22.1 DC Characteristics

TABLE 22-1: OPERATING MIPS VS. VOLTAGE

	VDD Range	Temp Range	Max MIPS		
Characteristic	(in Volts)	(in °C)	PIC24HJ32GP202/204 and PIC24HJ16GP304		
—	VBOR-3.6V ⁽¹⁾	-40°C to +85°C	40		
	VBOR-3.6V ⁽¹⁾	-40°C to +125°C	40		

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 22-11 for the minimum and maximum BOR values.

TABLE 22-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+125	°C
Operating Ambient Temperature Range	TA	-40		+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+155	°C
Operating Ambient Temperature Range	TA	-40		+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PINT + PI/0			W
I/O Pin Power Dissipation: I/O = Σ ({VDD - VOH} x IOH) + Σ (VOL x IOL)					
Maximum Allowed Power Dissipation	PDMAX	(TJ - TA)/θJ	A	W

TABLE 22-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 44-pin QFN	θja	32		°C/W	1
Package Thermal Resistance, 44-pin TFQP	θја	45	_	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θја	45	-	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θја	50	_	°C/W	1
Package Thermal Resistance, 28-pin SSOP	θја	71	_	°C/W	1
Package Thermal Resistance, 28-pin QFN-S	θја	35	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

INDEE	LE 22-4. DC TEMPERATURE AND VOLTAGE SPECIFICATIONS										
DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Symbol	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions								
Operati	ng Voltag	9									
DC10	Supply V	oltage									
	Vdd	—	3.0	—	3.6	V	Industrial and Extended				
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	—	_	V	—				
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	Vss	V	_				
DC17	Svdd	V DD Rise Rate to ensure internal Power-on Reset signal	0.03	—	_	V/ms	0-3.0V in 0.1s				

TABLE 22-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

© 2007-2011 Microchip Technology Inc.

TABLE 22-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		$\begin{array}{c} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Parameter No. ⁽³⁾	Typical ⁽²⁾	Max	Units	s Conditions						
Operating Cur	rent (IDD) ⁽¹⁾			-						
DC20d	20	30	mA	-40°C						
DC20a	19	22	mA	+25°C	3.3V	10 MIPS ⁽³⁾				
DC20b	19	25	mA	+85°C	- 3.3V	10 1019507				
DC20c	19	30	mA	+125°C						
DC21d	28	40	mA	-40°C						
DC21a	27	30	mA	+25°C	3.3V	16 MIPS ⁽³⁾				
DC21b	27	32	mA	+85°C	- 3.3V	10 MIPS(*/				
DC21c	27	36	mA	+125°C						
DC22d	33	50	mA	-40°C		20 MIPS ⁽³⁾				
DC22a	33	40	mA	+25°C	3.3V					
DC22b	33	40	mA	+85°C	- 3.3V	20 MIPS(*/				
DC22c	33	50	mA	+125°C						
DC23d	44	60	mA	-40°C						
DC23a	43	50	mA	+25°C	2.21/	30 MIPS ⁽³⁾				
DC23b	42	55	mA	+85°C	- 3.3V	30 MIPS(**				
DC23c	41	65	mA	+125°C	7					
DC24d	55	75	mA	-40°C						
DC24a	54	65	mA	+25°C	2.21/					
DC24b	52	70	mA	+85°C	- 3.3V	40 MIPS				
DC24c	51	80	mA	+125°C	1					

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-torail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)
- CPU executing while(1) statement
- JTAG is disabled
- 2: These parameters are characterized but not tested in manufacturing.
- 3: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

DS70289J-page 202

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Parameter No. ⁽³⁾	Typical ⁽²⁾	Мах	Units	nits Conditions						
Idle Current (II	DLE): Core OF	F Clock ON	Base Curren	t ⁽¹⁾						
DC40d	7	20	mA	-40°C						
DC40a	6	7	mA	+25°C		10 MIPS ⁽³⁾				
DC40b	6	10	mA	+85°C	3.3V	10 101195				
DC40c	6	20	mA	+125°C						
DC41d	10	20	mA	-40°C						
DC41a	8	9	mA	+25°C	3.3V	16 MIPS ⁽³⁾				
DC41b	8	10	mA	+85°C	3.3V	10 1011-517				
DC41c	8	20	mA	+125°C						
DC42d	11	20	mA	-40°C		20 MIPS ⁽³⁾				
DC42a	10	10	mA	+25°C	3.3V					
DC42b	10	12	mA	+85°C	3.3V	20 MIP 5 47				
DC42c	10	20	mA	+125°C						
DC43d	14	25	mA	-40°C						
DC43a	13	14	mA	+25°C	- 3.3V	30 MIPS ⁽³⁾				
DC43b	13	15	mA	+85°C	3.3V	30 WIF 30				
DC43c	13	25	mA	+125°C	7					
DC44d	14	25	mA	-40°C						
DC44a	17	20	mA	+25°C	- 3.3V	40 MIPS				
DC44b	17	20	mA	+85°C	3.3V	40 101175				
DC44c	18	30	mA	+125°C	7					

TABLE 22-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Base IIDLE current is measured as follows:

 CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled

• No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)

- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to stand-by while the device is in Idle mode)
- · JTAG is disabled
- 2: These parameters are characterized but not tested in manufacturing.
- 3: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

DC CHARAC	TERISTICS		(unless oth	$\begin{array}{ll} \mbox{tandard Operating Conditions: 3.0V to 3.6V} \\ \mbox{inless otherwise stated)} \\ \mbox{perating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Parameter No. ⁽³⁾	Typical ⁽²⁾	Мах	Units	Conditions					
Power-Down	Current (IPD) ⁽¹⁾							
DC60d	55	500	μA	-40°C					
DC60a	63	300	μΑ	+25°C	3.3V	Base Power-Down Current ^(3,4)			
DC60b	85	350	μΑ	+85°C	3.3V	Base Power-Down Currenter, 7			
DC60c	146	600	μA	+125°C					
DC61d	8	15	μΑ	-40°C					
DC61a	2	3	μΑ	+25°C	2.01/	Watchdog Timer Current: △IwDT ^(3,5)			
DC61b	2	2	μA	+85°C	3.3V				
DC61c	3	5	μA	+125°C	1				

TABLE 22-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: IPD (Sleep) current is measured as follows:

 CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

CLKO is configured as an I/O input pin in the Configuration word

· All I/O pins are configured as inputs and pulled to Vss

• MCLR = VDD, WDT and FSCM are disabled, all peripheral modules are disabled (PMDx bits are all ones)

• VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to stand-by while the device is in Sleep mode)

• RTCC is disabled.

• The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to stand-by while the device is in Sleep mode)

- · JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The Watchdog Timer Current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.
- 5: These parameters are characterized, but are not tested in manufacturing.

DC CHARACTERIS	(unless ot	$\label{eq:conditions: 3.0V to 3.6V} \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No. ⁽³⁾	Doze Ratio	Units		Conditions				
Doze Current (IDOZ	:е) ⁽¹⁾							
DC73a	41	51	1:2	mA				
DC73f	20	28	1:64	mA	-40°C	3.3V	40 MIPS	
DC73g	19	24	1:128	mA				
DC70a	40	46	1:2	mA				
DC70f	18	20	1:64	mA	+25°C	3.3V	40 MIPS	
DC70g	18	20	1:128	mA				
DC71a	40	46	1:2	mA				
DC71f	18	25	1:64	mA	+85°C	3.3V	40 MIPS	
DC71g	18	20	1:128	mA				
DC72a	39	55	1:2	mA				
DC72f	18	30	1:64	mA	+125°C	3.3V	40 MIPS	
DC72g	18	25	1:128	mA				

TABLE 22-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

 Oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail with overshoot/undershoot < 250 mV

- · CLKO is configured as an I/O input pin in the Configuration word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- · CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero and unimplemented PMDx bits are set to one)
- CPU executing while(1) statement
- JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.

© 2007-2011 Microchip Technology Inc.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions					
	VIL	Input Low Voltage						
DI10		I/O pins	Vss	—	0.2 VDD	V		
DI15		MCLR	Vss	—	0.2 VDD	V		
DI16		I/O Pins with OSC1 or SOSCI	Vss	—	0.2 VDD	V		
DI18		SDAx, SCLx	Vss	—	0.3 VDD	V	SMBus disabled	
DI19		SDAx, SCLx	Vss	—	0.8	V	SMBus enabled	
	Viн	Input High Voltage						
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.7 Vdd 0.7 Vdd		Vdd 5.5	V V	—	
DI28		SDAx, SCLx	0.7 Vdd	—	5.5	V	SMBus disabled	
DI29		SDAx, SCLx	2.1	—	5.5	V	SMBus enabled	
	ICNPU	CNx Pull-up Current						
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS	

TABLE 22-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for a list of digital-only and analog pins.
- 5: VIL source < (Vss 0.3). Characterized but not tested.

6: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5V or devices with USB, "D+" and "D-" VIH source > (VUSB + 0.3). Characterized but not tested.

- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
	lı∟	Input Leakage Current ^(2,3)					
DI50		I/O Pins 5V Tolerant ⁽⁴⁾	—	—	±2	μΑ	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ Pin \text{ at high-impedance}, \\ -40^\circC \leq TA \leq +85^\circC \end{array}$
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾		_	±2	μA	Shared with external reference pins, $-40^{\circ}C \le TA \le +85^{\circ}C$
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾		_	±3.5	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance, -40°C ≤ TA ≤ +125°C
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±8	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$
DI55		MCLR	—	—	±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
DI56		OSC1	—	—	±2	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$

TABLE 22-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

- 4: See the "Pin Diagrams" section for a list of digital-only and analog pins.
- **5:** VIL source < (Vss 0.3). Characterized but not tested.

6: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5V or devices with USB, "D+" and "D-" VIH source > (VUSB + 0.3). Characterized but not tested.

7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5V.

8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

9: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions					
DI60a	licl	Input Low Injection Current	0		₋₅ (5,8)	mA	All pins exce <u>pt VDD</u> , VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, and RB14	
DI60b	Іісн	Input High Injection Current	0	_	+5(6,7,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, RB14, and digital 5V-tolerant designated pins	
DI60c	∑lict	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁹⁾		+20 ⁽⁹⁾	mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \sum$ IICT	

....

.

TABLE 22-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for a list of digital-only and analog pins.
- 5: VIL source < (VSS 0.3). Characterized but not tested.

6: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5V or devices with USB, "D+" and "D-" VIH source > (VUSB + 0.3). Characterized but not tested.

- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

	ARACTER	ISTICS	1	d Opera otherwi	ting Co se state	nditions ed) -40°C ≤	a: 3.0V to 3.6V ≤ TA $≤$ +85°C for Industrial ≤ TA $≤$ +125°C for Extended	
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins		_	0.4	V	Iol \leq 3 mA, Vdd = 3.3V	
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0, RA1, RB5, RB6, RB8, RB9, RB14	_	_	0.4	V	Iol ≤ 6 mA, Vdd = 3.3V	
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSCO, CLKO, RA3	_	_	0.4	V	$\text{Iol} \leq 10 \text{ mA, Vdd} = 3.3 \text{V}$	
		Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	V	Iol \ge -3 mA, Vdd = 3.3V	
DO20	Vон	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA0, RA1, RB5, RB6, RB8, RB9, RB14	2.4	_	_	V	$\text{IOL} \geq \text{-6 mA, VDD} = 3.3\text{V}$
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSCO, CLKO, RA3	2.4	_	_	V	IOL \geq -10 mA, VDD = 3.3V	
		Output High Voltage I/O Pins:	1.5	_	—		$\begin{array}{l} \text{IOH} \geq \text{-6 mA, VDD} = 3.3\text{V} \\ \text{See Note 1} \end{array}$	
		2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.0		_	V	IOH ≥ -5 mA, VDD = 3.3V See Note 1	
		pina	3.0	_	—		IOH ≥ -2 mA, VDD = 3.3V See Note 1	
		Output High Voltage 4x Source Driver Pins - RA0,	1.5	_	_		Іон ≥ -12 mA, Vpd = 3.3V See Note 1	
DO20A	Vон1	RA1, RB5, RB6, RB8, RB9, RB14	2.0	_	_	V	IOH ≥ -11 mA, VDD = 3.3V See Note 1	
			3.0	_	_		IOH ≥ -3 mA, VDD = 3.3V See Note 1	
		Output High Voltage 8x Source Driver Pins - OSCO,	1.5	_	_		IOH ≥ -16 mA, VDD = 3.3V See Note 1	
		CLKO, RA3	2.0	_		V	IOH ≥ -12 mA, VDD = 3.3V See Note 1	
			3.0	—	_		IOH ≥ -4 mA, VDD = 3.3V See Note 1	

TABLE 22-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

^{© 2007-2011} Microchip Technology Inc.

TABLE 22-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHAR	C CHARACTERISTICS Standard Opera Operating tempe		1					
Param No.	Symbol	Characteristic ⁽¹⁾		Min	Тур	Мах	Units	Conditions
BO10	VBOR	BOR Event on VDD transition high-to-low		2.40	—	2.55	V	See Note 2

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized.

TABLE 22-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	RACTER	ISTICS	Standard Operatir (unless otherwise Operating tempera				\leq TA \leq +85°C for Industrial
Param No.	Symbol	Characteristic ⁽³⁾	Min	Typ ⁽¹⁾	Max	Units	≤ TA ≤ +125°C for Extended Conditions
		Program Flash Memory					
D130	Eр	Cell Endurance	10,000	—	—	E/W	-40°C to +125°C
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	VMIN = Minimum operating voltage
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C
D135	IDDP	Supply Current during Programming	-	10	—	mA	
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, Ta = +85°C, See Note 2
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, Ta = +150°C, See Note 2
D137a	TPE	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C, See Note 2
D137b	TPE	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, Ta = +150°C, See Note 2
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μS	Tww = 355 FRC cycles, TA = +85°C, See Note 2
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μS	Tww = 355 FRC cycles, TA = +150°C, See Note 2

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 22-18) and the value of the FRC Oscillator Tuning register (see Register 8-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

3: These parameters are assured by design, but are not characterized or tested in manufacturing.

TABLE 22-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Param No.	Symbol Characteristics Min Typ Max Units Comments								
	— CEFC External Filter Capacitor 4.7 10 — μF Capacitor must be low series resistance (< 5 ohms)								

Note 1: Typical VCAP voltage = 2.5V when $VDD \ge VDDMIN$.

^{© 2007-2011} Microchip Technology Inc.

22.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC24HJ32GP202/204 and PIC24HJ16GP304 AC characteristics and timing parameters.

TABLE 22-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)					
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
	-40°C \leq TA \leq +125°C for Extended					
	Operating voltage VDD range as described in Table 22-1.					

FIGURE 22-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 22-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 pin	_	_	15	•	In XT and HS modes when external clock is used to drive OSC1
DO56	Cio	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx		_	400	pF	In I ² C™ mode

FIGURE 22-2: EXTERNAL CLOCK TIMING




TABLE 22-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Param No.	Symb	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions			
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes) ⁽⁴⁾	DC		40	MHz	EC			
		Oscillator Crystal Frequency ⁽⁵⁾	3.5	_	10	MHz	XT			
			10	—	40	MHz	HS			
				_	33	kHz	SOSC			
OS20	Tosc	Tosc = 1/Fosc ⁽⁴⁾	12.5	_	DC	ns	—			
OS25	Тсү	Instruction Cycle Time ^(2,4)	25	_	DC	ns	—			
OS30	TosL, TosH	External Clock in (OSC1) ⁽⁵⁾ High or Low Time	0.375 x Tosc	_	0.625 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) ⁽⁵⁾ Rise or Fall Time	—	_	20	ns	EC			
OS40	TckR	CLKO Rise Time ^(3,5)	_	5.2	_	ns	_			
OS41	TckF	CLKO Fall Time ^(3,5)	_	5.2		ns	_			
OS42	Gм	External Oscillator Transconductance ⁽⁶⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits can result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: These parameters are characterized by similarity, but are tested in manufacturing at FIN = 40 MHz only.
- 5: These parameters are characterized by similarity, but are not tested in manufacturing.
- 6: Data for this parameter is preliminary. This parameter is characterized, but is not tested in manufacturing.

TABLE 22-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No. Symbol Characteristi		tic	Min	Тур ⁽¹⁾	Max	Units	Conditions		
OS50	Fplli	PLL Voltage Controlle Oscillator (VCO) Inpu Frequency Range ⁽²⁾		0.8	_	8	MHz	ECPLL, XTPLL modes	
OS51	Fsys	On-Chip VCO Systen Frequency ⁽³⁾	ı	100	—	200	MHz	—	
OS52	TLOCK	PLL Start-up Time (Lo	ock Time) ⁽³⁾	0.9	1.5	3.1	ms	—	
OS53	DCLK	CLKO Stability (Jitter) ⁽³⁾		-3	0.5	3	%	Measured over 100 ms period	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: These parameters are characterized by similarity, but are tested in manufacturing at 7.7 MHz input only.

3: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{Fosc}{Peripheral Bit Rate Clock}}}$$

For example: Fosc = 32 MHz, DCLK = 3%, SPI bit rate clock, (i.e., SCK) is 2 MHz.

$$SPI \ SCK \ Jitter = \left[\frac{D_{CLK}}{\sqrt{\left(\frac{32 \ MHz}{2 \ MHz}\right)}}\right] = \left[\frac{3\%}{\sqrt{16}}\right] = \left[\frac{3\%}{4}\right] = 0.75\%$$

TABLE 22-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

АС СНА	RACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Characteristic	Min	Тур	Max	Units	Condit	ions		
	Internal FRC Accuracy @ FRC Frequency = 7.37 MHz ⁽¹⁾								
F20a	FRC	-2	—	+2	2 % $-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = 3.0-3.6V				
F20b	FRC	$-5 \qquad -5 \qquad +5 \qquad \% \qquad -40^{\circ}C \le TA \le +125^{\circ}C \qquad VDD = 3.0-3.6V$							

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

TABLE 22-19: INTERNAL RC ACCURACY


$\begin{tabular}{lllllllllllllllllllllllllllllllllll$							
nram Characteristic Min Typ Max Units Conditions							
LPRC @ 32.768 kHz ^(1,2)							
F21a LPRC -15 ±	-6 +	+15	%	$-40^\circ C \le T A \le +85^\circ C$	VDD = 3.0-3.6V		
F21b LPRC -40 -	$-40 -\!$						

Note 1: Change of LPRC frequency as VDD changes.

2: LPRC accuracy impacts the Watchdog Timer Time-out Period (TwDT1). See Section 19.4 "Watchdog Timer (WDT)" for more information.

DS70289J-page 214

FIGURE 22-3: I/O TIMING CHARACTERISTICS



AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)							
AC CHAR	AC CHARACTERISTICS		Operating tem	perature	-40°C ≤	$TA \le +8$	5°C fc			
					-40°C ≤	TA ≤ +12	5°C fo			
Daram										

TABLE 22-20:	I/O TIMING REQUIRE	MENTS

		Operating tem	perature		-	5°C for li 5°C for E	ndustrial Extended	
Param No.	Symbol	Characteristic ⁽²⁾		Min	Typ ⁽¹⁾	Max	Units	Conditions
DO31	TIOR	Port Output Rise Tim	Port Output Rise Time		10	25	ns	_
DO32	TIOF	Port Output Fall Time	Port Output Fall Time			25	ns	—
DI35	TINP	INTx Pin High or Low Time (input)		25	_		ns	_
DI40	Trbp	CNx High or Low Tim	2		_	TCY		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: These parameters are characterized, but are not tested in manufacturing.

FIGURE 22-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS




TABLE 22-21:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min	Тур ⁽²⁾	Max	Units	Conditions		
SY10	ТмсL	MCLR Pulse-Width (low) ⁽¹⁾	2		_	μS	-40°C to +85°C		
SY11	TPWRT	Power-up Timer Period ⁽¹⁾		2 4 16 32 64 128	_	ms	-40°C to +85°C User programmable		
SY12	TPOR	Power-on Reset Delay ⁽³⁾	3	10	30	μS	-40°C to +85°C		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset ⁽¹⁾	0.68	0.72	1.2	μS	_		
SY20	Twdt1	Watchdog Timer Time-out Period ⁽¹⁾	—	—	_	ms	See Section 19.4 "Watchdog Timer (WDT)" and LPRC specification F21a (Table 22-19).		
SY30	Tost	Oscillator Start-up Time	—	1024 Tosc	_	—	Tosc = OSC1 period		
SY35	TFSCM	Fail-Safe Clock Monitor Delay ⁽¹⁾	—	500	900	μS	-40°C to +85°C		


Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: These parameters are characterized by similarity, but are not tested in manufacturing.

© 2007-2011 Microchip Technology Inc.

FIGURE 22-5: TIMER1, 2 AND 3 EXTERNAL CLOCK TIMING CHARACTERISTICS



AC CHARACTERISTICS					$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characte	ristic ⁽²⁾		Min	Тур	Max	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchron no presc		0.5 Tcy + 20		_	ns	Must also meet parameter TA15		
			Synchron with pres		10	_	—	ns			
			Asynchro	onous	10	_		ns			
TA11	ΤτxL	TxCK Low Time	Synchron no presc		0.5 TCY + 20	_	—	ns	Must also meet parameter TA15		
			Synchron with pres		10	_	—	ns			
			Asynchro	onous	10	_		ns			
TA15	ΤτχΡ	TxCK Input Period	Synchron no presc		Tcy + 40	_	—	ns	—		
			Synchron with pres		Greater of: 20 ns or (Tcy + 40)/N	_	_	_	N = prescale value (1, 8, 64, 256)		
			Asynchro	onous	20	_		ns	—		
OS60	Ft1	SOSC1/T1CK Osci frequency Range (c by setting bit TCS (scillator e	nabled	DC	_	50	kHz	—		
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY		1.5 TCY		—		

TABLE 22-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

DS70289J-page 218

TABLE 22-23: TIMER2 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CH	AC CHARACTERISTICS				ard Operating C s otherwise stat ting temperature	t ed) -40°C	ns: 3.0V to 3.6V S ≤ TA ≤ +85°C fc S ≤ TA ≤ +125°C	or Indust	
Param No.	Symbol	Charao	cteristic ⁽¹⁾		Min	Тур	Мах	Units	Conditions
TB10	TtxH	TxCK High Time	Synchrono mode	ous	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)
TB11	TtxL	TxCK Low Time	Synchrono mode	ous	Greater of: 20 or (Tcy + 20)/N	_		ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)
TB15	TtxP	TxCK Input Period	Synchrono mode	ous	Greater of: 40 or (2 Tcy + 40)/N	—		ns	N = prescale value (1, 8, 64, 256)
TB20	TCKEXTMRL	Delay from Clock Edge ment			0.75 Tcy + 40	_	1.75 Tcy + 40	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 22-24: TIMER3 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				dard Operating C ess otherwise sta rating temperature	ted) e -40°C		or Indus	
Param No.	Symbol	Charac	teristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions
TC10	TtxH	TxCK High Time	Synchronous	Tcy + 20	—	_	ns	Must also meet parameter TC15
TC11	TtxL	TxCK Low Time	Synchronous	Tcy + 20	—	—	ns	Must also meet parameter TC15
TC15	TtxP	TxCK Input Period	Synchronous with prescale		—	_	ns	N = prescale value (1, 8, 64, 256)
TC20 TCKEXTMRL Delay from External TxCK 0.75 TcY + 40 — 1.75 TcY + 40 ns Clock Edge to Timer Increment ment								

Note 1: These parameters are characterized, but are not tested in manufacturing.

INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS FIGURE 22-6:




TABLE 22-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless otherwise	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.SymbolCharacteristic ⁽¹⁾ MinMaxUnitsCondition						Conditions				
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20	_	ns	—			
			With Prescaler	10	_	ns				
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns	—			
			With Prescaler	10	_	ns				
IC15 TccP ICx Input Period (Tcy + 40)/N — ns N = prescale value (1, 4, 16)										
Note 1: These parameters are characterized but not tested in manufacturing.										

OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS FIGURE 22-7:




TABLE 22-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions							
OC10	DC10 TccF OCx Output Fall Time — — ns See parameter D032									
OC11	OC11 TccR OCx Output Rise Time — — ns See parameter D031									

Note 1: These parameters are characterized but not tested in manufacturing.

DS70289J-page 220

FIGURE 22-8: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 22-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAF	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions						
OC15	Tfd	Fault Input to PWM I/O Change	— — Tcy + 20 ns —						
OC20	TFLT	Fault Input Pulse-Width	Tcy + 20	Tcy + 20 — — ns —					

Note 1: These parameters are characterized but not tested in manufacturing.

^{© 2007-2011} Microchip Technology Inc.

TABLE 22-28: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARAG	CTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industria} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	СКЕ	СКР	SMP			
15 MHz	Table 22-29	_	—	0,1	0,1	0,1			
9 MHz	—	Table 22-30	—	1	0,1	1			
9 MHz	—	Table 22-31	—	0	0,1	1			
15 MHz	—	—	Table 22-32	1	0	0			
11 MHz	_	—	Table 22-33	1	1	0			
15 MHz	_	_	Table 22-34	0	1	0			
11 MHz	_	_	Table 22-35	0	0	0			

FIGURE 22-9: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS




FIGURE 22-10: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS




TABLE 22-29: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP10	TscP	Maximum SCK Frequency	—	—	15	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	_	—		ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

SP36 SCKx (CKP = 0)SP10 SP21 SP20 SCKx (CKP = 1) SP35 SP20 SP21 Bit 14 SDOx MSb - -1 LSb SP30, SP31 SP40-SDIx MSb In LSb In Bit SP41 Note: Refer to Figure 22-1 for load conditions.

FIGURE 22-11: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = X, SMP = 1) TIMING CHARACTERISTICS

TABLE 22-30:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS

AC CHA	RACTERIST	ICS	(unless o	Operatin otherwise g temperat	stated) ture -40	°C ≤ Ta ≤	/ to 3.6V +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP10	TscP	Maximum SCK Frequency	_	-	9	MHz	See Note 3
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

FIGURE 22-12: SPIx MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS




TABLE 22-31:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS

AC CHA	RACTERIST	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP10	TscP	Maximum SCK Frequency	_	_	9	MHz	-40°C to +125°C and see Note 3
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	_
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	_

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

FIGURE 22-13: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS




TABLE 22-32:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

AC CHA	ARACTERIS	TICS	Standard Op (unless othe Operating ter	rwise st	ated) œ -40°	C ≤ TA ≤	V to 3.6V +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_		15	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_	—	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	_	—	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—	—	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	_
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	_
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	-
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

FIGURE 22-14: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS




TABLE 22-33:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS

АС СНА	ARACTERIS	rics	Standard Op (unless othe Operating ter	rwise st	ated) e -40°	C ≤ TA ≤	V to 3.6V +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	—		ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_	—	ns	—
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40			ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

FIGURE 22-15: SPIx SLAVE MODE (FULL-DUPLEX CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS




TABLE 22-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING
REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	—	_	15	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	_	—		ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—		ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_		ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—		ns	See Note 4	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

FIGURE 22-16: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS




TABLE 22-35:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	_	_	11	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	_			ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—		_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_		ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40		_	ns	See Note 4	


Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.


3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

FIGURE 22-17: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)







AC CHA	ARACTER	ISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characte	eristic ⁽³⁾	Min ⁽¹⁾	Max	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	—	
			400 kHz mode	Tcy/2 (BRG + 1)	_	μS	_	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	_	
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	—	
			400 kHz mode	Tcy/2 (BRG + 1)	_	μS	—	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μS	—	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	300	ns		
IM25	TSU:DAT	Data Input	100 kHz mode	250	—	ns	_	
		Setup Time	400 kHz mode	100		ns		
			1 MHz mode ⁽²⁾	40	_	ns		
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μs	—	
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽²⁾	0.2		μS		
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	Only relevant for	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μs	Repeated Start	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	condition	
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	After this period the	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μs	first clock pulse is	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μS	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	—	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μS		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS		
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	ns	—	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	ns		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	ns		
IM40	TAA:SCL	Output Valid	100 kHz mode		3500	ns		
		From Clock	400 kHz mode	_	1000	ns	—	
			1 MHz mode ⁽²⁾	_	400	ns	_	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be	
			400 kHz mode	1.3	—	μS	free before a new	
			1 MHz mode ⁽²⁾	0.5	—	μS	transmission can start	
IM50	Св	Bus Capacitive L	oading	_	400	pF		
IM51	Tpgd	Pulse Gobbler de	lay	65	390	ns	See Note 4	

TABLE 22-36: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)


Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I²C[™])" (DS70195) in the "dsPIC33F/PIC24H Family Reference Manual".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).


3: These parameters are characterized by similarity, but are not tested in manufacturing.

4: Typical value for this parameter is 130 ns.

FIGURE 22-19: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)







DS70289J-page 236

Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) **AC CHARACTERISTICS** -40°C \leq TA \leq +85°C for Industrial Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended Characteristic⁽²⁾ Symbol Conditions Param Min Max Units IS10 TLO:SCL **Clock Low Time** 100 kHz mode 4.7 Device must operate at a uS minimum of 1.5 MHz 400 kHz mode Device must operate at a 1.3 μS minimum of 10 MHz 1 MHz mode⁽¹⁾ 0.5 ____ μS IS11 100 kHz mode THESC **Clock High Time** 4.0 μs Device must operate at a minimum of 1.5 MHz 400 kHz mode 0.6 Device must operate at a μS minimum of 10 MHz 1 MHz mode⁽¹⁾ 0.5 μS _ IS20 TF:SCL SDAx and SCLx 100 kHz mode CB is specified to be from 300 ns Fall Time 10 to 400 pF 400 kHz mode 20 + 0.1 CB 300 ns 1 MHz mode⁽¹⁾ 100 ns IS21 SDAx and SCLx 100 kHz mode CB is specified to be from TR:SCL 1000 ns **Rise Time** 10 to 400 pF 400 kHz mode 20 + 0.1 CB 300 ns 1 MHz mode⁽¹⁾ 300 ns IS25 TSU:DAT Data Input 100 kHz mode 250 ____ ns Setup Time 400 kHz mode 100 _ ns 1 MHz mode⁽¹⁾ 100 ns **IS26** 100 kHz mode THD:DAT Data Input 0 0 μS Hold Time 400 kHz mode 0 0.9 μS 1 MHz mode⁽¹⁾ 0 0.3 μS IS30 TSU:STA Start Condition 100 kHz mode 4.7 Only relevant for Repeated μS Setup Time Start condition 400 kHz mode 0.6 uS 1 MHz mode⁽¹⁾ 0.25 ____ μS Start Condition 100 kHz mode IS31 4.0 After this period, the first THD:STA μS Hold Time clock pulse is generated 400 kHz mode 0.6 _ μs 1 MHz mode⁽¹⁾ 0.25 μs ____ **IS33** Stop Condition 100 kHz mode Tsu:sto 4.7 μS Setup Time 400 kHz mode 0.6 ____ μS 1 MHz mode⁽¹⁾ 0.6 μS IS34 THD:ST Stop Condition 100 kHz mode 4000 ____ ns Hold Time O 400 kHz mode 600 ns ____ 1 MHz mode⁽¹⁾ 250 ns IS40 TAA:SCL **Output Valid** 100 kHz mode 0 3500 ns From Clock 400 kHz mode 0 1000 ns 1 MHz mode⁽¹⁾ 0 350 ns Bus Free Time 100 kHz mode 4.7 IS45 TBE:SDA Time the bus must be free ____ μS before a new transmission 400 kHz mode 1.3 _ μS can start 1 MHz mode⁽¹⁾ 0.5 ____ μS IS50 **Bus Capacitive Loading** Св 400 рF

TABLE 22-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

2: These parameters are characterized by similarity, but are not tested in manufacturing.

^{© 2007-2011} Microchip Technology Inc.

TABLE 22-38: ADC MODULE SPECIFICATIONS

AC CH	ARACTER	ISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
			Device	Supply	/			
AD01	AVDD	Module VDD Supply ⁽²⁾	Greater of VDD – 0.3 or 3.0	—	Lesser of VDD + 0.3 or 3.6	V	_	
AD02	AVss	Module Vss Supply (2)	Vss – 0.3		Vss + 0.3	V	—	
			Referen	ce Inpu	ts			
AD05	VREFH	Reference Voltage High	AVss + 2.5	_	AVdd	V	See Note 1	
AD05a			3.0	_	3.6	V	VREFH = AVDD VREFL = AVSS = 0, see Note 2	
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD – 2.5	V	See Note 1	
AD06a	1		0		0	V	VREFH = AVDD VREFL = AVSS = 0, see Note 2	
AD07	VREF	Absolute Reference Voltage ⁽²⁾	2.5	_	3.6	V	VREF = VREFH - VREFL	
AD08	IREF	Current Drain	_	250 —	550 10	μΑ μΑ	ADC operating, See Note 1 ADC off, See Note 1	
AD08a	IAD	Operating Current		7.0 2.7	9.0 3.2	mA mA	10-bit ADC mode, See Note 2 12-bit ADC mode, See Note 2	
			Analo	g Input				
AD12	VINH	Input Voltage Range _{VINH} (2)	VINL	_	VREFH	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input	
AD13	VINL	Input Voltage Range _{VINL} (2)	VREFL		AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input	
AD17	Rin	Recommended Imped- ance of Analog Voltage Source ⁽³⁾	—	_	200 200	$\Omega \Omega$	10-bit ADC 12-bit ADC	

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

3: These parameters are assured by design, but are not characterized or tested in manufacturing.

AC CHA	RACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min.	Тур	- Max.	units	A ≤ +125°C for Extended Conditions	
	A	DC Accuracy (12-bit Mode)	– Measu	rements	with ex	ternal V	/REF+/VREF- ⁽³⁾	
AD20a	Nr	Resolution ⁽⁴⁾	12	2 data bi	ts	bits		
AD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD23a	Gerr	Gain Error	—	3.4	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD24a	EOFF	Offset Error	—	0.9	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V	
AD25a	—	Monotonicity	_	_	_	_	Guaranteed ⁽¹⁾	
	A	DC Accuracy (12-bit Mode)	– Measu	rements	s with in	ternal V	REF+/VREF- ⁽³⁾	
AD20a	Nr	Resolution ⁽⁴⁾	12	2 data bit	ts	bits	—	
AD21a	INL	Integral Nonlinearity	-2		+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD23a	Gerr	Gain Error	—	10.5	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD24a	EOFF	Offset Error	—	3.8	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD25a	_	Monotonicity	—	—	—	_	Guaranteed ⁽¹⁾	
		Dynamic P	erforman	ice (12-b	oit Mode) ⁽²⁾		
AD30a	THD	Total Harmonic Distortion	_		-75	dB		
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5	_	dB	_	
AD32a	SFDR	Spurious Free Dynamic Range	80	—	—	dB	_	
AD33a	Fnyq	Input Signal Bandwidth	—		250	kHz	_	
AD34a	ENOB	Effective Number of Bits	11.09	11.3		bits		

TABLE 22-39: ADC MODULE SPECIFICATIONS (12-BIT MODE)⁽⁴⁾

Note 1: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: These parameters are characterized, but are tested at 20 ksps only.

4: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

AC CHA	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$										
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions				
ADC Accuracy (10-bit Mode) – Measurements with external VREF+/VREF- ⁽³⁾											
AD20b	Nr	Resolution ⁽⁴⁾	1() data bi	ts	bits	—				
AD21b	INL	Integral Nonlinearity	-1.5	_	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD22b	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD23b	Gerr	Gain Error	—	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD24b	EOFF	Offset Error	—	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD25b	—	Monotonicity	_	—		_	Guaranteed ⁽¹⁾				
	A	DC Accuracy (10-bit Mode)	– Measu	irement	s with in	ternal V	REF+/VREF- ⁽³⁾				
AD20b	Nr	Resolution ⁽⁴⁾	1(0 data bi	ts	bits	_				
AD21b	INL	Integral Nonlinearity	-1		+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD23b	Gerr	Gain Error	_	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD24b	EOFF	Offset Error	_	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD25b	—	Monotonicity	_	—			Guaranteed ⁽¹⁾				
		Dynamic P	erformar	nce (10-k	oit Mode) ⁽²⁾					
AD30b	THD	Total Harmonic Distortion	_		-64	dB	—				
AD31b	SINAD	Signal to Noise and Distortion	57	58.5	_	dB	_				
AD32b	SFDR	Spurious Free Dynamic Range	72	_		dB	_				
AD33b	Fnyq	Input Signal Bandwidth		_	550	kHz	_				
AD34b	ENOB	Effective Number of Bits	9.16	9.4		bits	_				

TABLE 22-40: ADC MODULE SPECIFICATIONS (10-BIT MODE)⁽⁴⁾

Note 1: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: These parameters are characterized, but are tested at 20 ksps only.

4: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.




TABLE 22-41: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

AC CHA	ARACTERI	STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions							
Clock Parameters										
AD50	TAD	ADC Clock Period ⁽²⁾	117.6		_	ns	—			
AD51	tRC	ADC Internal RC Oscillator Period ⁽²⁾	—	250	—	ns	—			
Conversion Rate										
AD55	tCONV	Conversion Time ⁽²⁾		14 Tad		ns	_			
AD56	FCNV	Throughput Rate ⁽²⁾	_	_	500	Ksps	—			
AD57	TSAMP	Sample Time ⁽²⁾	3.0 TAD	_	—	_	—			
		Timir	ng Parame	eters						
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 TAD	—	3.0 Tad	—	Auto Convert Trigger not selected			
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 Tad	—	3.0 Tad	—	—			
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	—	—	—			
AD63	tDPU	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽²⁾	—	—	20	μS	—			

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

^{© 2007-2011} Microchip Technology Inc.





FIGURE 22-23:ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01,
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



DS70289J-page 242

AC CHA	ARACTEF	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Min. Typ ⁽¹⁾ Max. Units Conditions					
Clock Parameters									
AD50	TAD	ADC Clock Period ⁽¹⁾	76			ns	_		
AD51	tRC	ADC Internal RC Oscillator Period ⁽¹⁾	-	250	_	ns	_		
Conversion Rate									
AD55	tCONV	Conversion Time ⁽¹⁾	_	12 TAD		_	—		
AD56	FCNV	Throughput Rate ⁽¹⁾	—	_	1.1	Msps	—		
AD57	TSAMP	Sample Time ⁽¹⁾	2.0 TAD	—		_	—		
		Timir	ng Paramo	eters					
AD60	tPCS	Conversion Start from Sample Trigger ⁽¹⁾	2.0 Tad	—	3.0 Tad		Auto-Convert Trigger not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾	2.0 Tad	—	3.0 Tad	—	_		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾	—	0.5 Tad	_	—	_		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽¹⁾	—	—	20	μS	—		

TABLE 22-42: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

NOTES:

23.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJ32GP202/204 and PIC24HJ16GP304 electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between -40° C to $+150^{\circ}$ C are identical to those shown in **Section 22.0 "Electrical Characteristics"** for operation between -40° C to $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 22.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the PIC24HJ32GP202/204 and PIC24HJ16GP304 high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽⁴⁾	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁵⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽⁵⁾	0.3V to 3.6V
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(5)}$	0.3V to 5.6V
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽²⁾	60 mA
Maximum junction temperature	
Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾	2 mA
Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾	4 mA
Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾	8 mA
Maximum current sunk by all ports combined	70 mA
Maximum current sourced by all ports combined ⁽²⁾	70 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 23-2).
 - **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGCx and PGDx pins.
 - 4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
 - 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

23.1 High Temperature DC Characteristics

TABLE 23-1: OPERATING MIPS VS. VOLTAGE

	VDD Range	Temperature Range	Max MIPS
Characteristic	(in Volts)	(in °C)	PIC24HJ32GP202/204 and PIC24HJ16GP304
HDC5	VBOR to 3.6V ⁽¹⁾	-40°C to +150°C	20

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 22-11 for the minimum and maximum BOR values.

TABLE 23-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+155	°C
Operating Ambient Temperature Range	TA	-40	_	+150	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD		W		
Maximum Allowed Power Dissipation	PDMAX	(TJ - TA)/θJ	A	W

TABLE 23-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			(unless c	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Parameter No.SymbolCharacteristicMinTypMaxUnitsConditions						Conditions				
Operating V	Voltage									
HDC10	Supply Vo	Supply Voltage								
	VDD — 3.0 3.3 3.6 V -40°C to +150°C									

TABLE 23-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature				
Parameter No.	Typical	Мах	Units	Conditions			
Power-Down C	Current (IPD)						
HDC60e	250	2000	μA	+150°C	3.3V	Base Power-Down Current ^(1,3)	
HDC61c	3	5	μA	+150°C 3.3V Watchdog Timer Current: ∆IwDT ⁽			

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

2: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

TABLE 23-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARA	CTERISTICS		erating Conditions: 3.0V to 3.6V rwise stated) nperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature				
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions			
HDC20	19	35	mA	+150°C	3.3V	10 MIPS	
HDC21	27	45	mA	+150°C	3.3V	16 MIPS	
HDC22	33	55	mA	+150°C	3.3V	20 MIPS	

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 23-6: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARA	CTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Parameter No.	Typical ⁽¹⁾	Max	Doze Ratio	Units	Conditions				
HDC72a	39	45	1:2	mA					
HDC72f	18	25	1:64	mA	+150°C	3.3V	20 MIPS		
HDC72g	18	25	1:128	mA	1				

Note 1: Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

DC CHA	RACTER	ISTICS	Standar (unless Operatir	otherwi	ise state	ed)	:: 3.0V to 3.6V ≤ TA ≤ +150°C for High rature
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - All pins not defined by 4x or 8x driver pins	_	_	0.4	V	$\label{eq:IOL} \begin{array}{l} \text{IOL} \leq 1.8 \text{ mA}, \text{ VDD} = 3.3 \text{V} \\ \text{See Note 1} \end{array}$
DO10 Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0, RA1, RB5, RB6, RB8, RB9, RB14	_	_	0.4	v	$\label{eq:IOL} \begin{array}{l} \text{IOL} \leq 3.6 \text{ mA}, \text{ VDD} = 3.3 \text{V} \\ \text{See Note 1} \end{array}$	
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - OSCO, CLKO, RA3	_	_	0.4	V	IOL ≤ 6 mA, VDD = 3.3V See Note 1
DO20 Vон	Output High Voltage I/O Pins: 2x Source Driver Pins - All pins not defined by 4x or 8x driver pins	2.4	_	_	v	IoL ≥ -1.8 mA, VDD = 3.3V See Note 1	
	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA0, RA1, RB5, RB6, RB8, RB9, RB14	2.4	_	_	V	Io∟ ≥ -3 mA, VDD = 3.3V See Note 1
		Output High Voltage I/O Pins: 8x Source Driver Pins - OSCO, CLKO, RA3	2.4	_	_	v	Io∟ ≥ -6 mA, VDD = 3.3V See Note 1
		Output High Voltage I/O Pins:	1.5		_		IOH ≥ -1.9 mA, VDD = 3.3V See Note 1
		2x Source Driver Pins - All pins not defined by 4x or 8x driver	2.0	_	_	V	IOH ≥ -1.85 mA, VDD = 3.3V See Note 1
		pins	3.0	_	_		IOH ≥ -1.4 mA, VDD = 3.3V See Note 1
		Output High Voltage 4x Source Driver Pins - RA0,	1.5		_		IOH ≥ -3.9 mA, VDD = 3.3V See Note 1
DO20A	Vон1	RA1, RB5, RB6, RB8, RB9, RB14	2.0	_	_	v	ІОн ≥ -3.7 mA, VDD = 3.3V See Note 1
			3.0	-	_		IOH ≥ -2 mA, VDD = 3.3V See Note 1
		Output High Voltage 8x Source Driver Pins -OSCO,	1.5	_	_		IOH ≥ -7.5 mA, VDD = 3.3V See Note 1
		CLKO, RA3	2.0	-	_	v	IOH ≥ -6.8 mA, VDD = 3.3V See Note 1
			3.0	_	_		$IOH \ge -3 \text{ mA}, \text{ VDD} = 3.3\text{V}$ See Note 1

TABLE 23-7: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

23.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC24HJ32GP202/204 and PIC24HJ16GP304 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 22.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 22.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 23-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature Operating voltage VDD range as described in Table 23-1.

FIGURE 23-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 23-9: PLL CLOCK TIMING SPECIFICATIONS

=	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)CSOperating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param No. Symbol		Characteristic	Min	Тур	Max	Units	Conditions	
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period	

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Peripheral Bit Rate Clock}}}$$

For example: Fosc = 32 MHz, DCLK = 5%, SPI bit rate clock, (i.e., SCK) is 2 MHz.

$$SPI SCK Jitter = \left\lfloor \frac{DCLK}{\sqrt{\left(\frac{32 MHz}{2 MHz}\right)}} \right\rfloor = \left\lfloor \frac{5\%}{\sqrt{16}} \right\rfloor = \left\lfloor \frac{5\%}{4} \right\rfloor = 1.25\%$$

^{© 2007-2011} Microchip Technology Inc.

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	-
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_		ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	_	_	ns	_

TABLE 23-10: SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 23-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

	AC CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	10	25	ns		
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	—	—	ns	_	
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	—	—	ns	_	
HSP41		Hold Time of SDIx Data Input to SCKx Edge	35	—	—	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

DS70289J-page 250

CHARA	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Тур Мах		Conditions	
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge			35	ns	_	
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25		_	ns	_	
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	_	—	ns	_	
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	—	55	ns	See Note 2	

TABLE 23-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 23-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

-	AC TERISTICS	Standard Operating Conditions Operating temperature -40°C		•			
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_		35	ns	—
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25		_	ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25		_	ns	_
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	_	55	ns	See Note 2
HSP60	TssL2doV	<u>SDO</u> x Data Output Valid after SSx Edge	_		55	ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 23-14: INTERNAL RC ACCURACY

AC CH	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for Extended							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
	LPRC @ 32.768 kHz ^(1,2)								
HF21	LPRC	-70		+70	%	$-40^\circ C \leq T \text{A} \leq +150^\circ C$	VDD = 3.0-3.6V		

Note 1: Change of LPRC frequency as VDD changes.

2: LPRC accuracy impacts the Watchdog Timer Time-out Period (TwDT1). See Section 19.4 "Watchdog Timer (WDT)" for more information.

TABLE 23-15: ADC MODULE SPECIFICATIONS

-	AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No. Symbol		Characteristic	Min Typ Max		Max	Units	Conditions	
		F	Referenc	e Input	s			
HAD08	IREF	Current Drain			μΑ μΑ	ADC operating, See Note 1 ADC off, See Note 1		

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

TABLE 23-16: ADC MODULE SPECIFICATIONS (12-BIT MODE)⁽³⁾

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature									
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions				
ADC Accuracy (12-bit Mode) – Measurements with External VREF+/VREF- ⁽¹⁾											
HAD20a	Nr	Resolution ⁽³⁾	1	2 data bi	ts	bits					
HAD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
HAD22a	DNL	Differential Nonlinearity	> -1		< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
HAD23a	Gerr	Gain Error	-2	_	10	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
HAD24a	EOFF	Offset Error	-3		5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
ADC Accuracy (12-bit Mode) – Measurements with Internal VREF+/VREF- ⁽¹⁾											
HAD20a	Nr	Resolution ⁽³⁾	12 data bits			bits					
HAD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD22a	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD23a	Gerr	Gain Error	2		20	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD24a	EOFF	Offset Error	2	_	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
Dynamic Performance (12-bit Mode) ⁽²⁾											
HAD33a	Fnyq	Input Signal Bandwidth	_	_	200	kHz	—				

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

TABLE 23-17: ADC MODULE SPECIFICATIONS (10-BIT MODE) ⁽⁹⁾											
	AC	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)									
CHARAC	TERISTICS	Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature									
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions				
ADC Accuracy (10-bit Mode) – Measurements with External VREF+/VREF- ⁽¹⁾											
HAD20b	Nr	Resolution ⁽³⁾	10 data bits			bits	—				
HAD21b	INL	Integral Nonlinearity	-3	_	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
HAD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
HAD23b	Gerr	Gain Error	-5	_	6	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
HAD24b	EOFF	Offset Error	-1	_	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
ADC Accuracy (10-bit Mode) – Measurements with Internal VREF+/VREF- ⁽¹⁾											
HAD20b	Nr	Resolution ⁽³⁾	10 data bits			bits					
HAD21b	INL	Integral Nonlinearity	-2	_	2	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD23b	Gerr	Gain Error	-5	—	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD24b	EOFF	Offset Error	-1.5		7	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
Dynamic Performance (10-bit Mode) ⁽²⁾											
HAD33b	Fnyq	Input Signal Bandwidth			400	kHz					

TABLE 23-17: ADC MODULE SPECIFICATIONS (10-BIT MODE)⁽³⁾

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

TABLE 23-18: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS


	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic Min Typ Max Units Conditions				Conditions	
		Clo	ck Parame	eters			
HAD50	TAD	ADC Clock Period ⁽¹⁾	147		_	ns	
	Conversion Rate						
	FCNV	Throughput Rate ⁽¹⁾			400	Ksps	

Note 1: These parameters are characterized but not tested in manufacturing.


TABLE 23-19: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS


AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature			ted)			
Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	Cloc	k Parame	ters			
Tad	ADC Clock Period ⁽¹⁾	104		_	ns	_
Conversion Rate						
FCNV	Throughput Rate ⁽¹⁾	_	—	800	Ksps	_
	TERISTICS Symbol	TERISTICS Operating temperature -40°C Symbol Characteristic Clock TAD ADC Clock Period ⁽¹⁾ Con	TERISTICS Operating temperature $-40^{\circ}C \le TA \le +1$ Symbol Characteristic Min Clock Parame Clock Parame TAD ADC Clock Period ⁽¹⁾ 104 Conversion R	TERISTICS Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for Symbol Characteristic Min Typ Clock Parameters Clock Parameters TAD ADC Clock Period ⁽¹⁾ 104 — Conversion Rate Conversion Rate	TERISTICS Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Tem Symbol Characteristic Min Typ Max Clock Parameters Clock Parameters TAD ADC Clock Period ⁽¹⁾ 104 — Conversion Rate	TERISTICS Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature Symbol Characteristic Min Typ Max Units Clock Parameters Clock Parameters Conversion Rate Max Image: Clock Parameters

Note 1: These parameters are characterized but not tested in manufacturing.





© 2007-2011 Microchip Technology Inc.





© 2007-2011 Microchip Technology Inc.





25.0 PACKAGING INFORMATION

25.1 Package Marking Information

28-Lead SPDIP



Example



28-Lead SOIC



Example



28-Lead SSOP




Example



XX...X Customer-specific information Legend: Year code (last digit of calendar year) Υ YΥ Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') Alphanumeric traceability code NNN Pb-free JEDEC designator for Matte Tin (Sn) (e3) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package. Note: If the full Microchip part number cannot be marked on one line, it is carried over to the next line, thus limiting the number of available characters for customer-specific information.

© 2007-2011 Microchip Technology Inc.


25.1 Package Marking Information (Continued)



25.2 Package Details

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		.100 BSC		
Top to Seating Plane	Α	-	-	.200	
Molded Package Thickness	A2	.120	.135	.150	
Base to Seating Plane	A1	.015	-	—	
Shoulder to Shoulder Width	E	.290	.310	.335	
Molded Package Width	E1	.240	.285	.295	
Overall Length	D	1.345	1.365	1.400	
Tip to Seating Plane	L	.110	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.050	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eВ	-	-	.430	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B


© 2007-2011 Microchip Technology Inc.

28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







MARIE

	Units		MILLMETERS		
Dir	mension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		1.27 BSC		
Overall Height	A	_	—	2.65	
Molded Package Thickness	A2	2.05	_	-	
Standoff §	A1	0.10	_	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (optional)	h	0.25	_	0.75	
Foot Length	L	0.40	_	1.27	
Footprint	L1	1.40 REF			
Foot Angle Top	φ	0°	_	8°	
Lead Thickness	С	0.18	_	0.33	
Lead Width	b	0.31	_	0.51	
Mold Draft Angle Top	α	5°	_	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	Α	—	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	—	
Overall Width	Е	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF		
Lead Thickness	с	0.09	_	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

© 2007-2011 Microchip Technology Inc.

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3		0.20 REF		
Overall Width	E		6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.70	
Overall Length	D	6.00 BSC			
Exposed Pad Length	D2	3.65	3.70	4.70	
Contact Width	b	0.23	0.38	0.43	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	_	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

DS70289J-page 264

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIM	IETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	•
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2124A


 $\ensuremath{\textcircled{}^\circ}$ 2007-2011 Microchip Technology Inc.

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D	8.00 BSC		-
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIN	ETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

© 2007-2011 Microchip Technology Inc.

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimen	ision Limits	MIN	NOM	MAX	
Number of Leads	Ν		44		
Lead Pitch	е		0.80 BSC		
Overall Height	A	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1		1.00 REF		
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

© 2007-2011 Microchip Technology Inc.

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (July 2007)

Initial release of this document.

Revision B (June 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in the following table.

TABLE 25-1: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	Added Extended Interrupts column to Remappable Peripherals in the Controller Families table and Note 2 (see Table 1).
	Added Note 1 to all pin diagrams, which references RPn pin usage by remappable peripherals (see " Pin Diagrams ").
Section 1.0 "Device Overview"	Changed PORTA pin name from RA15 to RA10 (see Table 1-1).
Section 3.0 "Memory Organization"	Updated Reset values for the following SFRs: IPC1, IPC3-IPC5, IPC7, IPC16, and INTTREG (see Table 3-4).
	Added the System Control Register Map (see Table 3-20).
Section 5.0 "Resets"	Entire section was replaced to maintain consistency with other PIC24H data sheets.
Section 7.0 "Oscillator Configuration"	Removed the first sentence of the third clock source item (External Clock) in Section 7.1.1.2 "Primary" .
	Updated the default bit values for DOZE and FRCDIV in the Clock Divisor Register (see Register 7-2).
	Added the center frequency in the OSCTUN register for the FRC Tuning bits (TUN<5:0>) value 011111 and updated the center frequency for bits value 011110 (see Register 7-4).
Section 8.0 "Power-Saving	Added the following two registers:
Features"	PMD1: Peripheral Module Disable Control Register 1
	PMD2: Peripheral Module Disable Control Register 2
Section 9.0 "I/O Ports"	Added paragraph and Table 9-1 to Section 9.1.1 " Open-Drain Configuration ", which provides details on I/O pins and their functionality.
	Removed the following sections, which are now available in the related section of the dsPIC33F/PIC24H Family Reference Manual:
	• 9.4.2 "Available Peripherals"
	9.4.3.3 "Mapping" 0.4.5 "Considerations for Parisharal Dis Selection"
Section 13.0 "Output Compare"	9.4.5 "Considerations for Peripheral Pin Selection" Replaced sections 13.1, 13.2 and 13.3 and related figures and tables with antiroly now content
Section 14.0 "Serial Peripheral	entirely new content. Removed the following sections, which are now available in the related
Interface (SPI)"	section of the dsPIC33F/PIC24H Family Reference Manual:
	• 14.1 "Interrupts"
	14.2 "Receive Operations"
	14.3 "Transmit Operations"
	• 14.4 "SPI Setup" (retained Figure 14-1: SPI Module Block Diagram)

© 2007-2011 Microchip Technology Inc.

TABLE 25-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 15.0 "Inter-Integrated Circuit (I ² C™)"	 Removed the following sections, which are now available in the related section of the dsPIC33F/PIC24H Family Reference Manual: 15.3 "I²C Interrupts" 15.4 "Baud Rate Generator" (retained Figure 15-1: I²C Block Diagram) 15.5 "I²C Module Addresses" 15.6 "Slave Address Masking" 15.7 "IPMI Support" 15.8 "General Call Address Support" 15.9 "Automatic Clock Stretch" 15.10 "Software Controlled Clock Stretching (STREN = 1)" 15.12 "Clock Arbitration" 15.13 "Multi-Master Communication, Bus Collision, and Bus Arbitration" 15.14 "Peripheral Pin Select Limitations"
Section 16.0 "Universal Asynchronous Receiver Transmitter (UART)"	 Removed the following sections, which are now available in the related section of the dsPIC33F/PIC24H Family Reference Manual: 16.1 "UART Baud Rate Generator" 16.2 "Transmitting in 8-bit Data Mode" 16.3 "Transmitting in 9-bit Data Mode" 16.4 "Break and Sync Transmit Sequence" 16.5 "Receiving in 8-bit or 9-bit Data Mode" 16.6 "Flow Control Using UxCTS and UxRTS Pins" 16.7 "Infrared Support" Removed IrDA references and Note 1, and updated the bit and bit value descriptions for UTXINV (UxSTA<14>) in the UARTx Status and Control Register (see Register 16-2).
Section 17.0 "10-bit/12-bit Analog- to-Digital Converter (ADC)"	Removed Equation 17-1: ADC Conversion Clock Period and Figure 17-2: ADC Transfer Function (10-bit Example). Added ADC1 Module Block Diagram for PIC24HFJ16GP304 and PIC24HJ32GP204 Devices (Figure 17-1) and ADC1 Module Block Diagram FOR PIC24HJ32GP202 Devices (Figure 17-2). Added Note 2 to Figure 17-3: ADC Conversion Clock Period Block Diagram. Added device-specific information to Note 1 in the ADC1 Input Scan Select Register Low (see Register 17-6), and updated the default bit value for bits 12-10 (CSS12-CSS10) from U-0 to R/W-0. Added device-specific information to Note 1 in the ADC1 Port Configuration Register Low (see Register 17-7), and updated the default bit value for bits 12-10 (PCFG12-PCFG10) from U-0 to R/W-0.

TABLE 25-1:	MAJOR SECTION UPDATES ((CONTINUED)

Section Name	Update Description
Section 18.0 "Special Features"	Added FICD register information for address 0xF8000E in the Device Configuration Register Map (see Table 18-1).
	Added FICD register content (BKBUG, COE, JTAGEN, and ICS<1:0> to the PIC24HJ32GP202/204 and PIC24HJ16GP304 Configuration Bits Description (see Table 18-2).
	Added a note regarding the placement of low-ESR capacitors, after the second paragraph of Section 18.2 " On-Chip Voltage Regulator " and to Figure 18-1.
	Removed the words "if enabled" from the second sentence in the fifth paragraph of Section 18.3 "BOR: Brown-Out Reset" .
Section 21.0 "Electrical	Removed Typ value for parameter DC12 (see Table 21-4).
Characteristics"	Updated MIPS conditions for parameters DC24c, DC44c, DC72a, DC72f and DC72g (see Table 21-5, Table 21-6 and Table 21-8).
	Added Note 4 (reference to new table containing digital-only and analog pin information to I/O Pin Input Specifications (see Table 21-9).
	Updated Min, Typ, and Max values and updated Min values for Program Memory parameters D136, D137 and D138 (see Table 21-12).
	Updated Max value for Internal RC Accuracy parameter F21 for -40°C \leq TA \leq +125°C condition and added Note 2 (see Table 21-19).
	Removed all values for Reset, Watchdog Timer, Oscillator Start-up Timer, and Power-up Timer parameter SY20 and updated conditions, which now refers to Section 18.4 "Watchdog Timer (WDT) " and LPRC parameter F21 (see Table 21-21).
	Updated Min and Typ values for parameters AD60, AD61, AD62 and AD63 and removed Note 3 (see Table 21-37).
	Updated Min and Typ values for parameters AD60, AD61, AD62 and AD63 and removed Note 3 (see Table 21-38).

Revision C (December 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in the following table.

TABLE 25-2: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	Updated all pin diagrams to denote the pin voltage tolerance (see " Pin Diagrams ").
Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit microcontrollers.
Section 10.0 "I/O Ports"	Updated 5V tolerant status for I/O pin RB4 from Yes to No (see Table 10-1).
Section 22.0 "Electrical Characteristics"	Removed the maximum value for parameter DC12 (RAM Data Retention Voltage) in Table 22-4.
	Updated typical values for Operating Current (IDD) and added Note 3 in Table 22-5.
	Updated typical and maximum values for Idle Current (IIDLE): Core OFF Clock ON Base Current and added Note 3 in Table 22-6.
	Updated typical and maximum values for Power Down Current (IPD) and added Note 5 in Table 22-7.
	Updated typical and maximum values for Doze Current (IDOZE) and added Note 2 in Table 22-8.
	Added Note 3 to Table 22-12.
	Updated minimum value for Internal Voltage Regulator Specifications in Table 22-13.
	Added parameter OS42 (GM) and Notes 4, 5, and 6 to Table 22-16.
	Added Notes 2 and 3 to Table 22-17.
	Added Note 2 to Table 22-20.
	Added Note 2 to Table 22-21.
	Added Note 2 to Table 22-22.
	Added Note 1 to Table 22-23.
	Added Note 1 to Table 22-24.
	Added Note 3 to Table 22-32.
	Added Note 2 to Table 22-33.
	Updated typical value for parameter AD08 (ADC in operation) and added Notes 2 and 3 in Table 22-34.
	Updated minimum, typical, and maximum values for parameters AD23a, AD24a, AD30a, AD32a, AD32a, and AD34a, and added Notes 2 and 3 in Table 22-35.
	Updated minimum, typical, and maximum values for parameters AD23b, AD24b, AD30b, AD32b, AD32b, and AD34b, and added Notes 2 and 3 in Table 22-36.

Revision D (June 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of PGCx/EMUCx and PGDx/EMUDx (where x = 1, 2, or 3) to PGECx and PGEDx

Changed all instances of VDDCORE and VDDCORE/VCAP to VCAP/VDDCORE

All other major changes are referenced by their respective section in the following table.

TABLE 25-3: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 8.0 "Oscillator Configuration"	Updated the Oscillator System Diagram (see Figure 8-1).
	Added Note 1 to the Oscillator Tuning (OSCTUN) register (see Register 8-4).
Section 10.0 "I/O Ports"	Removed Table 10-1 and added reference to pin diagrams for I/O pin availability and functionality.
Section 15.0 "Serial Peripheral Interface (SPI)"	Added Note 2 to the SPIx Control Register 1 (see Register 15-2).
Section 17.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 17-2).
Section 22.0 "Electrical Characteristics"	Updated the Min value for parameter DC12 (RAM Retention Voltage) and added Note 4 to the DC Temperature and Voltage Specifications (see Table 22-4).
	Updated the Min value for parameter DI35 (see Table 22-20).
	Updated AD08 and added reference to Note 2 for parameters AD05a, AD06a, and AD08a (see Table 22-34).

Revision E (November 2009)

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE 25-4: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	Added information on high temperature operation (see "Operating Range:").
Section 10.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 10.2 " Open-Drain Configuration ".
Section 17.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 18.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the ADC1 block diagrams (see Figure 18-1 and Figure 18-2).
Section 19.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 19.1 "Configuration Bits" . Updated the Device Configuration Register Map (see Table 19-1).
Section 22.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 22-12).
Section 23.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

Revision F (November 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	Updated MIPS rating from 16 to 20 for high temperature devices in "Operating Range:" and in TABLE 23-1: "Operating MIPS vs. Voltage".

DS70289J-page 276

Revision G (January 2011)

This revision includes typographical and formatting changes throughout the data sheet text. In addition, all instances of VDDCORE have been removed.

All other major changes are referenced by their respective section in the following table.

TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description
High-Performance, 16-bit Microcontrollers	Added the SSOP package information (see " Packaging: ", Table 1, and " Pin Diagrams ").
Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers"	The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up".
	The second paragraph in Section 2.9 "Unused I/Os" was updated.
Section 4.0 "Memory Organization"	Updated the data memory reference in the third paragraph in Section 4.2 "Data Address Space".
	The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-5):
	• TMR1
	• TMR2
	• TMR3
Section 8.0 "Oscillator Configuration"	Added Note 3 to the OSCCON: Oscillator Control Register (see Register 8-1).
	Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 8-2).
	Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 8-3).
	Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 8-4).
Section 18.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the VREFL references in the ADC1 module block diagrams (see Figure 18-1 and Figure 18-2).
Section 19.0 "Special Features"	Added a new paragraph and removed the third paragraph in Section 19.1 "Configuration Bits".
	Added the column "RTSP Effects" to the Configuration Bits Descriptions (see Table 19-2).

© 2007-2011 Microchip Technology Inc.

Update Description Section Name Section 22.0 "Electrical Characteristics" Added 28-pin SSOP Thermal Packaging Characteristics (see Table 22-3). Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 22-4). Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Input Specifications (see Table 22-9). Updated Note 3 in the PLL Clock Timing Specifications (see Table 22-17). Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 22-18). Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 22-20). Updated all SPI specifications (see Table 22-28 through Table 22-35 and Figure 22-10 through Figure 22-16). Added Note 4 to the 12-bit ADC Module Specifications (see Table 22-39). Added Note 4 to the 10-bit ADC Module Specifications (see Table 22-40). Section 23.0 "High Temperature Electrical Updated all ambient temperature end range values to +150°C Characteristics" throughout the chapter. Updated the storage temperature end range to +160°C. Updated the maximum junction temperature from +145°C to +155°C. Updated Note 1 in the PLL Clock Timing Specifications (see Table 23-10). Added Note 3 to the 12-bit Mode ADC Module Specifications (see Table 23-17). Added Note 3 to the 10-bit Mode ADC Module Specifications (see Table 23-18). Added the 28-Lead SSOP package information (see Section 24.1 Section 24.0 "Packaging Information" "Package Marking Information" and Section 24.2 "Package Details"). "Product Identification System" Added the "SS" definition for the SSOP package.

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Revision H (July 2011)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description
Section 19.0 "Special Features"	Added Note 3 to the Connections for the On-chip Voltage Regulator diagram (see Figure 19-1).
Section 22.0 "Electrical Characteristics"	Removed Note 3 and parameter DC10 (VCORE) from the DC Temperature and Voltage Specifications (see Table 22-4).
	Updated the Characteristics definition and Conditions for parameter BO10 in the Electrical Characteristics: BOR (see Table 22-11).
	Added Note 1 to the Internal Voltage Regulator Specifications (see Table 22-13).

Revision J (July 2012)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-4: MAJOR SECTION UPDATES

Section Name	Update Description
Section 22.0 "Electrical Characteristics"	Added Note 1 to the Operating MIPS vs. Voltage (see Table 22-1).
	Updated the notes in the following tables:
	Operating Current (IDD) (see Table 22-5)
	Idle Current (IIDLE) (see Table 22-6)
	Power-Down Current (IPD) (see Table 22-7)
	Doze Current (IDOZE) (see Table 22-8)
	Updated the conditions for Program Memory parameters D136b, D137b, and D138b (TA = +150°C) (see Table 22-12).
Section 23.0 "High Temperature Electrical Characteristics"	Removed Table 23-8: DC Characteristics: Program Memory.
Section 24.0 "DC and AC Device Characteristics Graphs"	Added new chapter.

NOTES:

INDEX

A	
A/D Converter	
Initialization	
Key Features	
AC Characteristics	
ADC Module	
ADC Module (10-bit Mode)	
ADC Module (12-bit Mode)	
Internal RC Accuracy	
Load Conditions	
ADC Module	
ADC11 Register Map	
Alternate Interrupt Vector Table (AIVT)	63
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	

В

Block Diagrams	
16-bit Timer1 Module	127
A/D Module	. 166, 167
Connections for On-Chip Voltage Regulator	183
Device Clock	89, 91
Input Capture	137
Output Compare	141
PIC24H	10
PIC24H CPU Core	18
PLL	91
Reset System	53
Shared Port Structure	105
SPI	145
Timer2 (16-bit)	132
Timer2/3 (32-bit)	132
UART	159
Watchdog Timer (WDT)	184

С

C Compilers
MPLAB C18 196
Clock Switching
Enabling
Sequence
Code Examples
Erasing a Program Memory Page51
Initiating a Programming Sequence52
Loading Write Buffers52
Port Write/Read106
PWRSAV Instruction Syntax
Code Protection 179, 185
Configuration Bits179
Description (Table)180
Configuration Register Map 179
Configuring Analog Port Pins 106
CPU
Control Register
CPU Clocking System90
Options90
Selection
Customer Change Notification Service
Customer Notification Service
Customer Support
D
Data Address Space

Alignment	
Memory Map for PIC24H Devices with 8 KBs R	AM 28
Near Data Space	27
Software Stack	
Width	
DC and AC Characteristics	
	050
Graphs and Tables	
DC Characteristics	
Doze Current (IDOZE)	245
High Temperature	244
I/O Pin Input Specifications	206
I/O Pin Output Specifications	
Idle Current (IDOZE)	
Idle Current (IIDLE)	
Operating Current (IDD)	
Operating MIPS vs. Voltage	244
Power-Down Current (IPD)	204
Power-down Current (IPD)	
Program Memory	
Temperature and Voltage	
Temperature and Voltage Specifications	
Thermal Operating Conditions	244
Development Support	195
E	
Electrical Characteristics	199
AC	
	211, 247
Equations	
Device Operating Frequency	
Errata	6
-	
F	
Flash Program Memory	47
Flash Program Memory	
Control Registers	48
Control Registers Operations	48 48
Control Registers	48 48
Control Registers Operations	48 48 51
Control Registers Operations Programming Algorithm	48 48 51 48
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions	
Control Registers Operations Programming Algorithm RTSP Operation	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration	48 51 48 47 179
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration	48 51 48 47 179
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics	48 51 48 47 179
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics I I/O Ports	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics I I/O Ports Parallel I/O (PIO)	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics I I/O Ports Parallel I/O (PIO) Write/Read Timing	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics I I/O Ports Parallel I/O (PIO) Write/Read Timing I ² C Addresses	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing. I ² C Addresses. Operating Modes	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing I ² C Addresses Operating Modes Registers	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing. I ² C Addresses. Operating Modes	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing I ² C Addresses Operating Modes Registers I ² C Module	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing I ² C Addresses Operating Modes Registers I ² C Module I2C1 Register Map.	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing I ² C Addresses Operating Modes Registers I ² C Module I2C1 Register Map	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing I ² C Addresses Operating Modes Registers I ² C Module I2C1 Register Map In-Circuit Debugger	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing I ² C Addresses Operating Modes Registers I ² C Module I2C1 Register Map In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP)	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing I ² C Addresses Operating Modes Registers I ² C Module I2C1 Register Map In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing I ² C Addresses Operating Modes Registers I ² C Module I2C1 Register Map In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP)	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing I ² C Addresses Operating Modes Registers I ² C Module I2C1 Register Map In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Registers	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing I ² C Addresses Operating Modes Registers I ² C Module I2C1 Register Map In-Circuit Debugger In-Circuit Emulation In-Circuit Serial Programming (ICSP) Input Capture Registers Input Change Notification	
Control Registers Operations Programming Algorithm RTSP Operation Table Instructions Flexible Configuration H High Temperature Electrical Characteristics Parallel I/O (PIO) Write/Read Timing I/O Ports Parallel I/O (PIO) Write/Read Timing I/2C Addresses Operating Modes Registers I ² C Module I2C1 Register Map In-Circuit Debugger In-Circuit Serial Programming (ICSP) Input Capture Registers Input Change Notification Instruction Addressing Modes	
Control Registers Operations	
Control Registers Operations	
Control Registers	
Control Registers Operations	

 $\ensuremath{\textcircled{}^{\odot}}$ 2007-2011 Microchip Technology Inc.

Other Instructions	41
Instruction Set	
Overview	189
Summary	187
Instruction-Based Power-Saving Modes	
Idle	
Sleep	
Internal RC Oscillator	
Use with WDT	184
Internet Address	283
Interrupt Control and Status Registers	
IECx	66
IFSx	66
INTCON1	66
INTCON2	66
IPCx	66
Interrupt Setup Procedures	88
Initialization	
Interrupt Disable	88
Interrupt Service Routine	88
Trap Service Routine	88
Interrupt Vector Table (IVT)	63
Interrupts Coincident with Power Save Instructions	100
1	

J

JTAG Boundary Scan Inter	rface	179
--------------------------	-------	-----

Μ

Memory Organization	25
Microchip Internet Web Site	283
MPLAB ASM30 Assembler, Linker, Librarian	196
MPLAB Integrated Development Environment Software	195
MPLAB PM3 Device Programmer	198
MPLAB REAL ICE In-Circuit Emulator System	197
MPLINK Object Linker/MPLIB Object Librarian	196
Multi-bit Data Shifter	23

Ν

NVM Module Register Map	39
0	
Open-Drain Configuration Output Compare Registers	141
Ρ	
Packaging Details	259
Marking	
Pinout I/O Descriptions (table)	
PMD Module Register Map PORTA	39
Register Map PORTB	38
Register Map	
Power-on Reset (POR)	
Power-Saving Features	99
Clock Frequency and Switching	
Program Address Space Construction	
Data Access from Program Memory Using Pro	gram

tions	
Data Access from, Address Generation	43
Memory Map	25
	20
Table Read Instructions	
TBLRDH	44
TBLRDL	44
Visibility Operation	
	45
Program Memory	
Interrupt Vector	26
Organization	
•	
Reset Vector	26
n	
R	
Reader Response	284
•	204
Registers	
AD1CHS0 (ADC1 Input Channel 0 Select	. 175
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select).	
AD1CON1 (ADC1 Control 1)	
AD1CON2 (ADC1 Control 2)	. 171
AD1CON3 (ADC1 Control 3)	. 172
AD1CSSL (ADC1 Input Scan Select Low)	
AD1PCFGL (ADC1 Port Configuration Low)	177
CLKDIV (Clock Divisor)	95
CORCON (Core Control) 2	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	. 158
I2CxSTAT (I2Cx Status)	
	420
ICxCON (Input Capture x Control)	
IEC0 (Interrupt Enable Control 0) 7	5, 78
IEC1 (Interrupt Enable Control 1)	77
IFS0 (Interrupt Flag Status 0)	
IFS1 (Interrupt Flag Status 1)	73
IFS4 (Interrupt Flag Status 4)	74
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	70
INTTREG Interrupt Control and Status Register	87
IPC0 (Interrupt Priority Control 0)	79
IPC1 (Interrupt Priority Control 1)	
IPC16 (Interrupt Priority Control 16)	86
IPC2 (Interrupt Priority Control 2)	81
IPC3 (Interrupt Priority Control 3)	
IPC4 (Interrupt Priority Control 4)	
IPC5 (Interrupt Priority Control 5)	84
IPC7 (Interrupt Priority Control 7)	
NVMCOM (Flash Memory Control) 4	9, 50
OCxCON (Output Compare x Control)	. 144
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tuning)	
PLLFBD (PLL Feedback Divisor)	96
PMD1 (Peripheral Module Disable Control	
Register 1)	102
	. 102
PMD2 (Peripheral Module Disable Control	
Register 2)	. 103
RCON (Reset Control)	
SPIxCON1 (SPIx Control 1)	
SPIxCON2 (SPIx Control 2)	. 150
SPIxSTAT (SPIx Status and Control)	
SR (CPU Status)	
T1CON (Timer1 Control)	. 129
TxCON (T2CON, T4CON, T6CON or	
T8CON Control)	12/
	. 134
TyCON (T3CON, T5CON, T7CON or	
T9CON Control)	. 135
UxMODE (UARTx Mode)	
	400
UxSTA (UARTx Status and Control)	. 103
Reset	

Illegal Opcode	53, 61
Trap Conflict	60, 61
Uninitialized W Register	
Reset Sequence	63
Resets	53
S	
Serial Peripheral Interface (SPI)	145
Software Reset Instruction (SWR)	60
Software Simulator (MPLAB SIM)	197
Software Stack Pointer, Frame Pointer	
CALL Stack Frame	40
Special Features of the CPU	179
SPI Module	
SPI1 Register Map	
Symbols Used in Opcode Descriptions System Control	188
Register Map	

Т

•	
Temperature and Voltage Specifications	
AC 211	, 247
Timer1	. 127
Timer2/3, Timer4/5, Timer6/7 and Timer8/9	. 131
Timing Characteristics	
ČLKO and I/O	. 214
Timing Diagrams	
10-bit A/D Conversion	. 241
10-bit A/D Conversion (CHPS<1:0> = 01, SIMSAM	= 0,
ASAM = 0, SSRC<2:0> = 000)	. 241
12-bit A/D Conversion	
(ASAM = 0, SSRC<2:0> = 000)	. 240
Brown-out Situations	60
External Clock	. 212
I2Cx Bus Data (Master Mode)	. 233
I2Cx Bus Data (Slave Mode)	. 235
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	. 235
Input Capture (CAPx)	.219
OC/PWM	. 220
Output Compare (OCx)	. 219
Reset, Watchdog Timer, Oscillator Start-up Timer	
-	

and Power-up Timer	215
Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock	217
Timing Requirements	
ADC Conversion (10-bit mode)	252
ADC Conversion (12-bit Mode)	
CLKO and I/O	
External Clock	212
Input Capture	219
SPIx Master Mode (CKE = 0)	248
SPIx Module Master Mode (CKE = 1)	248
SPIx Module Slave Mode (CKE = 0)	
SPIx Module Slave Mode (CKE = 1)	249
Timing Specifications	
10-bit A/D Conversion Requirements	242
12-bit A/D Conversion Requirements	240
I2Cx Bus Data Requirements (Master Mode)	234
I2Cx Bus Data Requirements (Slave Mode)	236
Output Compare Requirements	219
PLL Clock 213,	247
Reset, Watchdog Timer, Oscillator Start-up Timer,	
Power-up Timer and Brown-out	
Reset Requirements	216
Simple OC/PWM Mode Requirements	220
Timer1 External Clock Requirements	217
Timer2 External Clock Requirements	218
Timer3 External Clock Requirements	218
U	

UART Module UART1 Register Map	22
Using the RCON Status Bits	
ν	
Voltage Regulator (On-Chip)	183
w	
Watchdog Time-out Reset (WDTR)	60
Watchdog Timer (WDT)	179, 184
Programming Considerations	184
WWW Address	283
WWW, On-Line Support	6

 $\ensuremath{\textcircled{}^{\circ}}$ 2007-2011 Microchip Technology Inc.

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent	
From			
	Company Address City / State / ZIP / Country		
		FAX: ()	
Appli	ication (optional):		
Woul	ld you like a reply?YN		
Devi	ce: PIC24HJ32GP202/204 and PIC24HJ16GP304	Literature Number: DS70289J	
Ques	stions:		
1. V	What are the best features of this document?		
_			
_			
2. H	How does this document meet your hardware and softw	are development needs?	
_			
3. E	Do you find the organization of this document easy to fo	llow? If not, why?	
_			
_			
4. V	4. What additions to the document do you think would enhance the structure and subject?		
_			
5. V	What deletions from the document could be made witho	ut affecting the overall usefulness?	
_			
6. I	5. Is there any incorrect or misleading information (what and where)?		
_			
- 7. ŀ	How would you improve this document?		
7. 1			
-			

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Tape and Reel Flag Temperature Range Package	ily — iize (Kl (if app e —	B) –		Examples: a) PIC24HJ32GP202-E/SP: General-purpose PIC24H, 32 KB program memory, 28-pin, Extended temp., SPDIP package.
Architecture:	24	=	16-bit Microcontroller	
Flash Memory Family:	HJ	=	Flash program memory, 3.3V	
Product Group:	GP2 GP3	= =	General purpose family General purpose family	
Pin Count:	02 03	= =	28-pin 44-pin	
Temperature Range:	I E H	=	-40°C to +85°C (Industrial) -40°C to +125°C (Extended) -40°C to +150°C (High)	
Package:	SP SO SS MM PT ML		Plastic Shrink Small Outline - 5.3 mm body (SSOP) Plastic Quad, No Lead Package - 6x6 mm body (QFN-S) Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949=

© 2007-2012 Microchip Technology Inc.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62076-440-4

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIO® MCUs and dsPIO® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/

support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123 India - New Delhi Tel: 91-11-4160-8631

Fax: 91-11-4160-8632 India - Pune Tel: 91-20-2566-1512

Fax: 91-20-2566-1513 Japan - Osaka Tel: 81-66-152-7160

Fax: 81-66-152-9310 Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

© 2007-2012 Microchip Technology Inc.

11/29/11