16-Bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90880 Series

MB90882(S)/F882A(S)/F883B(S)/F883BH(S)/F883C(S)/ MB90F884B(S)/F884BH(S)/F884C(S)/V880A-101/102

DESCRIPTION

The MB90880 series is a general-purpose 16-bit microcontroller, designed by FUJITSU MICROELECTRONICS, for process control of devices such as consumer appliances, which require high-speed real-time processing capabilities.

The instruction set of the F²MC-16LX CPU core retains the same AT architecture as the F²MC* family, with further refinements including high-level language instructions, an expanded addressing mode, enhanced multiplier-divider instructions and bit processing. In addition, a 32-bit accumulator is built in to enable long word processing.

As its peripheral resources, the MB90880 series has a 16-bit PPG, multi-function serial interface (software switch over enabled for SIO, UART and I²C), 10-bit A/D converter, 16-bit I/O timer, 8/16-bit up-down counter, base timer (software switch over enabled for 16-bit reload timer, PWC timer, PPG timer and PWM timer), DTP / external interrupt and chip select pins.

*: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

For the information for microcontroller supports, see the following web site.

This web site includes the "Customer Design Review Supplement" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

http://edevice.fujitsu.com/micom/en-support/



■ FEATURES

Clock

Minimum instruction execution time: 30.3 ns / 4.125 MHz source oscillation × eight times

(in internal operation: 33 MHz) PLL clock multiplication system

· Maximum memory space

16 Mbytes

Instruction set optimized for control applications

Supported data types: bit, byte, word and long word

Standard addressing modes: 23 types

Enhanced high-precision calculation realized by 32-bit accumulator

Signed multiplication/division instructions and extended RETI instruction functions

 Instruction set supporting high-level language (C language) and multi-task operations Introduction of system stack pointer

Symmetrical instruction set and barrel shift instructions

· Improved execution speed

4-byte queue

· Powerful interrupt functions

Eight priority levels programmable; External interrupts: 24

Data transfer functions (μDMAC)

Up to 16 channels

Built-in ROM

Flash memory product: 256, 384 and 512 Kbytes; Mask ROM product: 256 Kbytes only

• Built-in RAM

Flash memory product: 16, 24 and 30 Kbytes; Mask ROM product: 16 Kbytes only

General-purpose ports

Dual clock product: up to 81 channels; Single clock product: up to 83 channels

A/D converter

RC successive approximation conversion type: 20 channels (Resolution: 8 or 10 bits)

• Multi-function serial interface

7 channels (software switchable between for SIO, UART and I2C)

• 16-bit PPG

8 channels

• 8/16-bit up-down counter/timer

Event input pins: 6 8-bit up-down counters: 2 8-bit reload/compare registers: 2

· Base timer

4 channels (software switchable between 16-bit reload timer, PWC timer, PPG timer, and PWM timer)

• 16-bit I/O timer

Input capture × 2 channels, output compare × 6 channels, free run timer × 1 channel

- · Built-in dual clock generator
- Low power consumption modes

Stop mode, sleep mode, CPU intermittent operation mode, watch timer, time base timer mode

Package

QFP-100/LQFP-100

Process

CMOS technology

Power supply voltage

3V: Single power supply operation


■ PRODUCT LINEUP


Parame	art number eter	MB90882(S)	MB90F882A(S)	MB90F883B(S)/ MB90F883BH(S)/ MB90F883C(S)	MB90F884B(S)/ MB90F884BH(S)/ MB90F884C(S)	MB90V880A-101/ MB90V880A-102			
Туре		MASK ROM product		Flash memory produ	ıct	Evaluation product			
ROM si	ze	256 Kbytes	256 Kbytes	384 Kbytes	512 Kbytes	_			
RAM si	ze	16 Kbytes	16 Kbytes	24 Kbytes	30 Kbytes	30 Kbytes			
Number of instructions : 351 Instruction bit length : 8 bits, 16 bits Instruction length : 1 to 7 bytes Data bit length : 1 bit, 8 bits, 16 bits Minimum execution time : 30.3 ns (machine clock : 33 MHz) The maximum operating frequency of MB90F883B(S), MB90F884B(S) is									
Ports		Pins X0A and 2		o 81 for dual clock n ed as I/O ports in du DS output)		ingle clock model			
Multi-fu serial in		7 channels (so	ftware switchable	between SIO, UAR	Γ and I ² C)				
16-bit P	PG timer	8 channels							
8/16-bit up-down counter/timer		Event input pins : 6 8-bit up-down counters : 2 8-bit reload/compare registers : 2							
	16-bit free run timer	Number of cha Overflow interr							
16-bit I/O timer	Output compare (OCU)	Number of cha Pin input source		of compare register					
	Input capture (ICU)	Number of cha Rewriting regis		sing, falling or both	edges)				
DTP/ex interrup	ternal t circuit	External interrupt pins: 24 channels (edge/level support)							
Base tir	mer	4 channels (software switchable between 16-bit reload timer, PWC timer, PPG timer, and PWM timer)							
Time ba	ase timer	18-bit counter Interrupt interval: 1.0 ms, 4.1 ms, 16.4 ms, 131.1 ms (source oscillation: 4 MHz)							
A/D converter		Conversion accuracy: 8 or 10 bits can be switched Single conversion mode (Selected channel converted only once) Scan conversion mode (Multiple successive channels converted) Successive conversion mode (Selected channel converted repeatedly) Stop conversion mode (Selected channel converted and stopped repeatedly)							
Watchd	og timer	Reset generati		ms, 14.33 ms, 57.23 arce oscillation: 4 M		e)			

Part number Parameter	MB90882(S)	MB90F882A(S)	MB90F883B(S)/ MB90F883BH(S)/ MB90F883C(S)	MB90F884B(S)/ MB90F884BH(S)/ MB90F884C(S)	MB90V880A-101/ MB90V880A-102		
Low power consumption (standby) modes	Sleep, stop, CPU intermittent operation, watch timer, time base timer						
Flash memory	_	_					
Process	CMOS technology						
Emulator- specific power supply*		Yes					

^{*:} It is setting of Jumper switch (TOOL VCC) when emulator is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.

■ PIN ASSIGNMENTS





■ PIN DESCRIPTIONS

Pin	no.	Pin	I/O	
LQFP *1	QFP *2	name	circuit type*3	Function
		P26		General-purpose I/O port
1	3	A22	D	Higher address output pin (A22) when corresponding bit in external address output control register (HACR) is set to "0".
		TIO2		Base timer I/O pin (ch.2)
		P27		General-purpose I/O port
2	4	A23	D	Higher address output pin (A23) when corresponding bit in external address output control register (HACR) is set to "0".
		TIO3		Base timer I/O pin (ch.3)
		P30		General-purpose I/O port
3	5	A00	E	External address pin in non-multiplex mode.
3	5	ZIN0	_	8/16-bit up-down counter/timer input pin (ch.0)
		UI1		Multi-function serial input pin
		P31		General-purpose I/O port
	6	A01	E	External address pin in non-multiplex mode.
4		AIN0		8/16-bit up-down counter/timer input pin (ch.0)
4		UO1/ (SDA1)		Multi-function serial output pin This pin operates as UO1 when it is used in a UART/CSIO/LIN-UART (operation modes 0 to 3) and as SDA1 when it is used in an I ² C (operation mode 4).
		P32		General-purpose I/O port
		A02		External address pin in non-multiplex mode.
_	_	BIN0	_	8/16-bit up-down counter/timer input pin (ch.0)
5	7	UCK1/ (SCL1)		Multi-function serial clock I/O pin This pin operates as UCK1 when it is used in a UART/CSIO/LIN-UART (operation modes 0 to 3) and as SCL1 when it is used in an I ² C (operation mode 4).
		P33		General-purpose I/O port
6	8	A03	E	External address pin in non-multiplex mode.
		UI2		Multi-function serial input pin
		P34		General-purpose I/O port
		A04		External address pin in non-multiplex mode.
7	9	UO2/ (SDA2)	Multi-function serial output pin This pin operates as UO2 when it is used in a UART/CSIO/LIN- UART (operation modes 0 to 3) and as SDA2 when it is used in an I ² C (operation mode 4).	

Pin	no.	Pin	I/O	
LQFP *1	QFP *2	name	circuit type*3	Function
		P35		General-purpose I/O port
		A05		External address pin in non-multiplex mode.
		ZIN1	_	8/16-bit up-down counter/timer input pin (ch.1)
8	10	UCK2/ (SCL2)	E	Multi-function serial clock I/O pin This pin operates as UCK2 when it is used in a UART/CSIO/LIN-UART (operation modes 0 to 3) and as SCL2 when it is used in an I ² C (operation mode 4).
		P36		General-purpose I/O port
9	11	A06	D	External address pin in non-multiplex mode.
9	11	AIN1		8/16-bit up-down counter/timer input pin (ch.1)
		IRQ8		External interrupt input pin
		P37		General-purpose I/O port
10	12	A07	D	External address pin in non-multiplex mode.
10	12	BIN1	U	8/16-bit up-down counter/timer input pin (ch.1)
		IRQ9		External interrupt input pin
		P40	A/D	General-purpose I/O port (Only for single clock model)
11	13	A08		External address pin in non-multiplex mode. (Only for single clock model)
		X0A		32 kHz oscillator connecting pin (Only for dual clock model)
		P41		General-purpose I/O port (Only for single clock model)
12	14	A09	A/D	External address pin in non-multiplex mode. (Only for single clock model)
		X1A		32 kHz oscillator connecting pin (Only for dual clock model)
13	15	VCC	_	Power supply pin
14	16	VSS		Power supply pin (GND)
15	17	С	_	Regulator stabilization capacity connecting pin It should be connected to a 0.47µF ceramic capacitor.
		P42		General-purpose I/O port
16	18	A10	E	External address pin in non-multiplex mode.
		UI3		Multi-function serial input pin
		P43		General-purpose I/O port
		A11		External address pin in non-multiplex mode.
17	19	UO3/ (SDA3)	Multi-function serial output pin This pin operates as UO3 when it is used in a UART/CSIO/LIN- UART (operation modes 0 to 3) and as SDA3 when it is used in an I ² C (operation mode 4).	

Pin	no.	Pin	I/O	
LQFP *1	QFP *2	name	circuit type*3	Function
		P44		General-purpose I/O port
		A12		External address pin in non-multiplex mode.
18	20	UCK3/ (SCL3)	E	Multi-function serial clock I/O pin This pin operates as UCK3 when it is used in a UART/CSIO/LIN-UART (operation modes 0 to 3) and as SCL3 when it is used in an I ² C (operation mode 4).
		P45		General-purpose I/O port
19	21	A13	E	External address pin in non-multiplex mode.
		UI4		Multi-function serial input pin
		P46		General-purpose I/O port
		A14		External address pin in non-multiplex mode.
20	22	UO4/ (SDA4)	E	Multi-function serial output pin This pin operates as UO4 when it is used in a UART/CSIO/LIN-UART (operation modes 0 to 3) and as SDA4 when it is used in an I ² C (operation mode 4).
		P47		General-purpose I/O port
	23	A15	E	External address pin in non-multiplex mode.
21		UCK4/ (SCL4)		Multi-function serial clock I/O pin This pin operates as UCK4 when it is used in a UART/CSIO/LIN-UART (operation modes 0 to 3) and as SCL4 when it is used in an I ² C (operation mode 4).
		P90		General-purpose I/O port
22	24	CS0	Н	Chip select 0 output pin
		AN8		Analog input pin
		P91		General-purpose I/O port
23	25	CS1	Н	Chip select 1 output pin
		AN9		Analog input pin
		P92		General-purpose I/O port
24	26	CS2	Н	Chip select 2 output pin
		AN10		Analog input pin
		P93		General-purpose I/O port
25	27	CS3	Н	Chip select 3 output pin
		AN11		Analog input pin
26	28	P94	Н	General-purpose I/O port
		AN12		Analog input pin
		P95		General-purpose I/O port
27	29	AN13	K	Analog input pin
	23	(UI3)		Multi-function serial input pin (when the P95FS bit in P9FSR register is "1")

Pin	no.	Pin	I/O	
LQFP *1	QFP *2	name	circuit type*3	Function
		P96		General-purpose I/O port
		AN14		Analog input pin
28	30	(UO3)/ (SDA3)	К	Multi-function serial output pin This pin operates as UO3 when it is used in a UART/CSIO/LIN- UART (operation modes 0 to 3) and as SDA3 when it is used in an I ² C (operation mode 4). (when the P96FS bit in P9FSR register is "1")
		P97		General-purpose I/O port
		AN15		Analog input pin
29	31	(UCK3)/ (SCL3)	К	Multi-function serial clock I/O pin This pin operates as UCK3 when it is used in a UART/CSIO/LIN- UART (operation modes 0 to 3) and as SCL3 when it is used in an I ² C (operation mode 4). (when the P97FS bit in P9FSR register is "1")
30	32	AVCC		A/D converter power supply pin
31	33	AVRH	_	Reference voltage input pin for A/D converter This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AVCC.
32	34	P70	Н	General-purpose I/O port
02	<u> </u>	AN16	''	Analog input pin
33	35	AVSS	-	A/D converter analog GND pin
34	36	P60	Н	General-purpose I/O port
		AN0		Analog input pin
35	37	P61	Н	General-purpose I/O port
		AN1		Analog input pin
36	38	P62	Н	General-purpose I/O port
	00	AN2	• •	Analog input pin
37	39	P63	Н	General-purpose I/O port
37	3	AN3	11	Analog input pin
38	40	P64	Н	General-purpose I/O port
36	40	AN4		Analog input pin
39	41	P65	Н	General-purpose I/O port
39	41	AN5	П	Analog input pin
40	40	P66	Ш	General-purpose I/O port
40	42	AN6	Н	Analog input pin
44	40	P67	LJ	General-purpose I/O port
41	43	AN7	Н	Analog input pin
				(Continued)

Pin no.		Pin	I/O	
LQFP *1	QFP *2	name	circuit type*3	Function
42	44	VSS		Power supply pin (GND)
		P71		General-purpose I/O port
		IRQ10		External interrupt input pin
43	45	AN17	K	Analog input pin
		(UI4)		Multi-function serial input pin (when the P71FS bit in P7FSR register is "1")
		P72		General-purpose I/O port
		IRQ11		External interrupt input pin
		AN18		Analog input pin
44	46	(UO4)/ (SDA4)	К	Multi-function serial output pin This pin operates as UO4 when it is used in a UART/CSIO/LIN- UART (operation modes 0 to 3) and as SDA4 when it is used in an I ² C (operation mode 4). (when the P72FS bit in P7FSR register is "1")
		P73		General-purpose I/O port
	47	IRQ12		External interrupt input pin
		AN19		Analog input pin
45		(UCK4)/ (SCL4)	К	Multi-function serial clock I/O pin This pin operates as UCK4 when it is used in a UART/CSIO/LIN-UART (operation modes 0 to 3) and as SCL4 when it is used in an I ² C (operation mode 4). (when the P73FS bit in P7FSR register is "1")
		P74		General-purpose I/O port
46	48	IRQ13	G	External interrupt input pin
		UI5		Multi-function serial input pin
		P75		General-purpose I/O port
47	49	UO5/ (SDA5)	G	Multi-function serial output pin This pin operates as UO5 when it is used in a UART/CSIO/LIN-UART (operation modes 0 to 3) and as SDA5 when it is used in an I ² C (operation mode 4).
		P76		General-purpose I/O port
		IRQ14		External interrupt input pin
48	50	UCK5/ (SCL5)	G	Multi-function serial clock I/O pin This pin operates as UCK5 when it is used in a UART/CSIO/LIN-UART (operation modes 0 to 3) and as SCL5 when it is used in an I ² C (operation mode 4).
49	51	MD2	М	Operation mode specification input pin
50	52	MD1	L	Operation mode specification input pin

Pin no.		Pin	I/O	
LQFP *1	QFP *2	name	circuit type*3	Function
51	53	MD0	L	Operation mode specification input pin
52	54	RST	В	Reset input pin
		P80		General-purpose I/O port
53	55	IRQ15	G	External interrupt input pin
		UI6		Multi-function serial input pin
		P81		General-purpose I/O port
54	56	UO6/ (SDA6)	G	Multi-function serial output pin This pin operates as UO6 when it is used in a UART/CSIO/LIN-UART (operation modes 0 to 3) and as SDA6 when it is used in an I ² C (operation mode 4).
		P82		General-purpose I/O port
		IRQ16		External interrupt input pin
55	57	UCK6/ (SCL6)	G	Multi-function serial clock I/O pin This pin operates as UCK6 when it is used in a UART/CSIO/LIN-UART (operation modes 0 to 3) and as SCL6 when it is used in an I ² C (operation mode 4).
56	58	P83	I	General-purpose I/O port
50	56	IRQ17		External interrupt input pin
57	59	P84	G	General-purpose I/O port
37	3	UI0		Multi-function serial input pin
		P85	5	General-purpose I/O port
58	60	UO0/ (SDA0)	G	Multi-function serial output pin This pin operates as UO0 when it is used in a UART/CSIO/LIN-UART (operation modes 0 to 3) and as SDA0 when it is used in an I ² C (operation mode 4).
		P86		General-purpose I/O port
59	61	UCK0/ (SCL0)	G	Multi-function serial clock I/O pin This pin operates as UCK0 when it is used in a UART/CSIO/LIN-UART (operation modes 0 to 3) and as SCL0 when it is used in an I ² C (operation mode 4).
		P87		General-purpose I/O port
60	62	IRQ18	I	External interrupt input pin
		ADTG		External trigger input pin, when A/D converter is used.
_		PA0		General-purpose I/O port
61	63	IRQ19	J	External interrupt input pin
		(PPG4)		PPG timer output pin (when the PA0FS bit in PAFSR register is "1")

Pin	no.	Pin	I/O	
LQFP *1	QFP *2	name	circuit type*3	Function
		PA1		General-purpose I/O port
62	64	IRQ20	J	External interrupt input pin
		(PPG5)		PPG timer output pin (when the PA1FS bit in PAFSR register is "1")
63	65	DVCC		PA port power supply pin
64	66	DVSS		PA port power supply pin (GND)
		PA2		General-purpose I/O port
65	67	IRQ21	J	External interrupt input pin
		(PPG6)		PPG timer output pin (when the PA2FS bit in PAFSR register is "1")
		PA3		General-purpose I/O port
66	68	IRQ22	J	External interrupt input pin
		(PPG7)		PPG timer output pin (when the PA3FS bit in PAFSR register is "1")
67	60	P50 _	General-purpose I/O port	
07	69 ALE	ALE	F	Address latch enable signal (ALE) pin in external bus mode.
68	70	P51	F	General-purpose I/O port
00	70	RD		Read strobe output (RD) pin in external bus mode.
		P52		General-purpose I/O port
69	71	WRL	F	Lower data write strobe output (WRL) pin in external bus mode, and serves as a general-purpose I/O port when WRE bit in EPCR register is "0".
		P53		General-purpose I/O port
70	72	WRH	F	Higher data write strobe output (WRH) pin in external bus mode with 16-bit bus width, and serves as a general-purpose I/O port when WRE bit in EPCR register is "0".
		IRQ23		External interrupt input pin
		P54		General-purpose I/O port
71	73	HRQ	F	Hold request input (HRQ) pin in external bus mode, and serves as a general-purpose I/O port when HDE bit in EPCR register is "0".
		PPG4		PPG timer output pin
		P55		General-purpose I/O port
72	74	HAK	F	Hold acknowledge output (HAK) pin in external bus mode, and serves as a general-purpose I/O port when HDE bit in EPCR register is "0".
		PPG5		PPG timer output pin

Pin	no.	Pin	I/O circuit type*3	
LQFP *1	QFP *2	name		Function
		P56		General-purpose I/O port
73	75	RDY	F	External ready input (RDY) pin in external bus mode, and serves as a general-purpose I/O port when RYE bit in EPCR register is "0".
		PPG6		PPG timer output pin
		P57		General-purpose I/O port
74	76	CLK	F	Machine cycle clock output (CLK) pin in external bus mode, and serves as a general-purpose I/O port when CKE bit in EPCR register is "0".
		PPG7		PPG timer output pin
		P00		General-purpose I/O port
75	77	AD00/	С	Lower external address/data bus I/O pin (AD00) in multiplex mode.
7.5		D00		Lower external data bus output pin (D00) in non-multiplex mode.
		IRQ0		External interrupt input pin
	78	P01	С	General-purpose I/O port
76		AD01/ D01		External address/lower data bus I/O pin (AD01) in multiplex mode.
70				Lower external data bus output pin (D01) in non-multiplex mode.
		IRQ1		External interrupt input pin
		P02		General-purpose I/O port
77	79	AD02/	С	External address/lower data bus I/O pin (AD02) in multiplex mode.
		D02		Lower external data bus output pin (D02) in non-multiplex mode.
		IRQ2		External interrupt input pin
		P03		General-purpose I/O port
78	80	AD03/	С	External address/lower data bus I/O pin (AD03) in multiplex mode.
		D03	_	Lower external data bus output pin (D03) in non-multiplex mode.
		IRQ3		External interrupt input pin
		P04	-	General-purpose I/O port
79	81	AD04/ D04	С	Lower external address/data bus I/O pin (AD04) in multiplex mode.
	.			Lower external data bus output pin (D04) in non-multiplex mode.
		IRQ4		External interrupt input pin

Pin no.		Pin	I/O	
LQFP *1	QFP *2	name	circuit type*3	Function
		P05		General-purpose I/O port
80	82	AD05/	С	Lower external address/data bus I/O pin (AD05) in multiplex mode.
60	02	D05		Lower external data bus output pin (D05) in non-multiplex mode.
		IRQ5		External interrupt input pin
		P06		General-purpose I/O port
81	83	AD06/	С	Lower external address/data bus I/O pin (AD06) in multiplex mode.
01	00	D06		Lower external data bus output pin (D06) in non-multiplex mode.
		IRQ6		External interrupt input pin
		P07		General-purpose I/O port
82	84	AD07/ D07	С	Lower external address/data bus I/O pin (AD07) in multiplex mode.
02				Lower external data bus output pin (D07) in non-multiplex mode.
		IRQ7		External interrupt input pin
		P10		General-purpose I/O port
83	85	AD08/ D08	С	Higher external address/data bus I/O pin (AD08) in multiplex mode.
03	00			Higher external data output pin (D08) in non-multiplex mode.
		OUT0		Output compare event output pin
		P11		General-purpose I/O port
84	86	AD09/	С	Higher external address/data bus I/O pin (AD09) in multiplex mode.
04	00	D09		Higher external data output pin (D09) in non-multiplex mode.
		OUT1		Output compare event output pin
		P12		General-purpose I/O port
85	87	AD10/	С	Higher external address/data bus I/O pin (AD10) in multiplex mode.
00	07	D10		Higher external data output pin (D10) in non-multiplex mode.
		OUT2		Output compare event output pin

Pin	no.	Pin	I/O	
LQFP *1	QFP *2	name	circuit type*3	Function
		P13		General-purpose I/O port
86	88	AD11/	С	Higher external address/data bus I/O pin (AD11) in multiplex mode.
00	00	D11		Higher external data output pin (D11) in non-multiplex mode.
		OUT3		Output compare event output pin
		P14		General-purpose I/O port
87	89	AD12/	С	Higher external address/data bus I/O pin (AD12) in multiplex mode.
07	69	D12		Higher external data output pin (D12) in non-multiplex mode.
		OUT4		Output compare event output pin
88	90	VCC	_	Power supply pin
89	91	VSS	_	Power supply pin (GND)
90	92	X1	Α	Main oscillator connecting pin
91	93	X0	Α	Main oscillator connecting pin
	94	P15	С	General-purpose I/O port
92		AD13/		Higher external address/data bus I/O pin (AD13) in multiplex mode.
92		D13		Higher external data output pin (D13) in non-multiplex mode.
		OUT5		Output compare event output pin
		P16	С	General-purpose I/O port
93	95	AD14/		Higher external address/data bus I/O pin (AD14) in multiplex mode.
95	90	D14		Higher external data output pin (D14) in non-multiplex mode.
		IN0		Trigger input pin for input capture ch.0
		P17		General-purpose I/O port
94	96	AD15/	С	Higher external address/data bus I/O pin (AD15) in multiplex mode.
34	90	D15		Higher external data output pin (D15) in non-multiplex mode.
		IN1		Trigger input pin for input capture ch.1
		P20		General-purpose I/O port
95	97	A16	D	Higher address output pin (A16) when corresponding bit in external address output control register (HACR) is set to "0".
		PPG0		PPG timer output pin

(Continued)

Pin	no.	Pin	I/O			
LQFP *1	QFP *2	name	circuit type*3	Function		
		P21		General-purpose I/O port		
96	96 98 A17		D	Higher address output pin (A17) when corresponding bit in external address output control register (HACR) is set to "0".		
		PPG1		PPG timer output pin		
		P22		General-purpose I/O port		
97	99	A18	D	Higher address output pin (A18) when corresponding bit in external address output control register (HACR) is set to "0".		
		PPG2		PPG timer output pin		
		P23		General-purpose I/O port		
98 100		A19	D	Higher address output pin (A19) when corresponding bit in external address output control register (HACR) is set to "0".		
		PPG3		PPG timer output pin		
		P24		General-purpose I/O port		
99 1 A20		A20	D	Higher address output pin (A20) when corresponding bit in external address output control register (HACR) is set to "0".		
		TIO0		Base timer I/O pin (ch.0)		
		P25		General-purpose I/O port		
100 2		A21	D	Higher address output pin (A21) when corresponding bit in external address output control register (HACR) is set to "0".		
		TIO1		Base timer I/O pin (ch.1)		

*1 : LQFP : FPT-100P-M20

*2 : QFP : FPT-100P-M06

*3 : For the I/O circuit type, refer to " \blacksquare I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X1, X1A P-ch N-ch Xout X0, X0A Standby control signal	 Oscillation feedback resistance X1, X0 : approx. 1 MΩ X1A, X0A : approx. 10 MΩ Standby control provided
В	R R Hysteresis input	Hysteresis input with pull-up resistor
С	Pull-up control signal P-ch N-ch Hysteresis input Standby control for input shutdown	 Input pull-up resistor control provided CMOS level output Hysteresis input CMOS input (in external bus mode)
D	Hysteresis input Standby control for input shutdown	CMOS level output Hysteresis input
E	Hysteresis input I ² C level hysteresis input Standby control for input shutdown	 CMOS level output Hysteresis input I²C level hysteresis input

Туре	Circuit	Remarks
F	P-ch N-ch CMOS input Hysteresis input Standby control for input shutdown	CMOS level output Hysteresis input CMOS input (in external bus mode)
G	P-ch Open-drain control signal N-ch Hysteresis input I ² C level hysteresis input Standby control for input shutdown	 CMOS level output (Open-drain control provided) 5 V tolerant Hysteresis input I²C level hysteresis input
Н	Hysteresis input Standby control for input shutdown Analog input	CMOS level output Hysteresis input Analog input
I	P-ch Open-drain control signal N-ch Hysteresis input Standby control for input shutdown	 CMOS level output (Open-drain control provided) 5 V tolerant Hysteresis input

Туре	Circuit	Remarks
J	Hysteresis input Standby control for input shutdown	CMOS/level output (high-current type) Hysteresis input
K	Hysteresis input C level Hysteresis input Standby control for input shutdown Analog input	CMOS level output Hysteresis input Analog input I ² C level hysteresis input
L	Flash memory product N-ch Control signal Diffused resistor Mode input	Flash memory product
	MASK ROM product R Hysteresis input	MASK ROM product Hysteresis input

Type	Circuit	Remarks
M	Flash memory product N-ch Control signal N-ch Diffused resistor	Flash memory product
	MASK ROM product, Evaluation product Hysteresis input	With pull-down resistor Hysteresis input

■ HANDLING DEVICES

1. Maximum rated voltages for the prevention of latch-up

Be cautious not to exceed the absolute maximum rating.

CMOS ICs may cause latch-up, when a voltage higher than V_{CC} or lower than V_{SS} is applied to input or output pins other than medium-to-high resistant pins, or when a voltage exceeding the rating is applied between VCC and VSS pins.

If latch-up occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Take the utmost care not to let it occur.

Likewise, care must be taken not to allow the analog power supply (AVcc, AVRH) and analog input to exceed the digital power supply (Vcc) when turning on or off any analog system.


2. Handling unused pins

Leaving unused input pins open may cause a malfunction or latch-up which leads to fatal damage to the device. Therefore, they must be pulled up or down through at least 2 $k\Omega$ resistance. Also, any unused I/O pin should be left open in the output state, or set to the input state and handled in the same way as an unused input pin.

3. Notes on using external clock

Even when an external clock is being used, oscillation stabilization wait time is required for a power-on reset or release from sub clock mode or stop mode.

The following diagram shows an example of using an external clock.



4. Handling power supply pins (VCC/VSS)

When multiple VCC and VSS pins supply pins are used, all the power supply pins must be connected to external power and ground lines due to the device design, to reduce latch-up and unwanted radiation, prevent abnormal operation of strobe signals caused by the rise in the ground level and to conform to the total output current rating. Make sure to connect the VCC and VSS pins of this device via lowest impedance to power lines. It is recommended that a bypass capacitor of around 0.1 μ F be placed between the VCC and VSS pins near the device.

5. Crystal oscillator circuit

Noises around X0/X1 or X0A/X1A pins may cause abnormal operations. It is strongly recommended to provide bypass capacitors via shortest distance from X0/X1, X0A/X1A pins, crystal oscillator (or ceramic oscillator) and ground lines and also not to allow the lines of the oscillation circuit to cross the lines of other circuits. This will ensure stable operations of the printed circuit boards. Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

6. Notes on PLL clock mode operation

If an oscillator comes off or clock input stops during PLL clock mode operation, this microcontroller may continue its operation using a free-running frequency from a self-excited oscillation circuit within PLL. This is not a guaranteed operation.

7. Power-on and power-off sequence of A/D converter and analog input

Turn on the A/D converters (AVcc, AVRH) and analog inputs (AN0 to AN19) after turning on the digital power supply (Vcc) .

During power-off, turn off the digital power supply (Vcc) after turning off the A/D converters and analog inputs (AN0 to AN19) .

In this case, make sure that AVRH does not exceed AVcc during the power-on/power-off procedure.

Also make sure that the input voltage does not exceed AVcc when a pin which is also used as an analog input is used as an input port.

8. Handling power supply pins on A/D converter-mounted models

Make sure to achieve "AVcc = AVRH = Vcc" and "AVss = Vss" in connecting the circuits, even when not using the A/D converter function.

9. Note on power-up

To prevent the internal regulator from malfunctioning, maintain the voltage rise time at 50 μ s (between 0.2V and 2.7V) or more during power-up.

10. Stabilization of power supply

Even when the $V_{\rm CC}$ power supply voltage is within the specified operating range, it may still cause the device to malfunction, if the power supply changes rapidly. For stabilization reference, it is recommended to control the supply voltage so that $V_{\rm CC}$ ripple variations (P-P values) at commercial frequencies (50/60 Hz) fall below 10% of the standard $V_{\rm CC}$ supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

11. Note of MB90F883B(S), MB90F884B(S)

- Maximum operating frequency is 25 MHz.
- MB90F883B(S) and MB90F884B(S) do not contain the flash security function or protect function against erroneous write operation.

12. Note of MB90F883BH(S), MB90F884BH(S)

MB90F883BH(S) and MB90F884BH(S) do not contain the flash security function or protect function against erroneous write operation.

13. Serial Communication


There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Retransmit the data if an error occurs because of applying the checksum to the last data in consideration of receiving wrong data due to the noise.


14. When Using Dual Clock Products as Single Clock Products

Use the X0A pin connected to Vss, and use the X1A pin as open.

■ BLOCK DIAGRAM



■ MEMORY MAP




Parts No.	Address #1	Address #2	Address #3
MB90882 (S)	FC0000H		004100н
MB90F882A (S)	FC0000H		004100н
MB90F883B (S) / MB90F883BH (S)/ MB90F883C(S)	FA 0000н	008000 _H fixed	006100н
MB90F884B (S) / MB90F884BH (S)/ MB90F884C(S)	F80000 _Н		007900н
MB90V880A-101/102	(F80000 _H)		007900н

Note: The image of the ROM data in the FF bank appears at the top of the 00 bank in order to enable efficient use of the C compiler small memory model. The lower 16-bit address for the FF bank will be assigned to the same address as that for the 00 bank, so that tables in ROM can be referenced without declaring a "far" indication with the pointer.


For example, when accessing the address $00C000_{H}$, the actual access is to address FFC000_H in ROM. Here the FF bank ROM area exceeds 32 Kbytes, it is not possible to show the entire area in the 00 bank image. Therefore, the ROM data in FF8000_H to FFFFFF_H can be seen in the 00 bank image, while the data in FF0000_H to FF7FFF_H can only be seen in the FF bank. For MB90F883B(S)/F883BH(S)/F883C(S), the areas of 006100_H to 0078FF_H and F80000_H to F9FFFF_H cannot be used as an external area.

■ F²MC-16LX CPU PROGRAMMING MODEL


Dedicated register



• General-purpose register



Processor status



■ I/O MAP

Address	Register abbreviation	Register name	R/W	Resource	Initial value
000000н	PDR0	Port 0 data register	R/W	Port 0	XXXXXXXX
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXXB
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXX
000003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXXB
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXX
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXXXX
000006н	PDR6	Port 6 data register	R/W	Port 6	XXXXXXXXB
000007н	PDR7	Port 7 data register	R/W	Port 7	XXXXXXXXB
000008н	PDR8	Port 8 data register	R/W	Port 8	XXXXXXXXB
000009н	PDR9	Port 9 data register	R/W	Port 9	XXXXXXX
00000Ан	PDRA	Port A data register	R/W	Port A	XXXXXXXXB
00000Вн	UDER	Up-down timer input enable register	R/W	Up-down timer input control	ХХ000000в
00000Сн	ILSR0	Serial input level selection register 0	R/W		0000000В
00000Дн	ILSR1	Serial input level selection register 1	R/W	Multi-function serial control	0000000В
00000Ен	ILSR2	Serial input level selection register 2	R/W		00000в
00000Fн		Disable	d		
000010н	DDR0	Port 0 direction register	R/W	Port 0	0000000В
000011н	DDR1	Port 1 direction register	R/W	Port 1	0000000В
000012н	DDR2	Port 2 direction register	R/W	Port 2	0000000В
000013н	DDR3	Port 3 direction register	R/W	Port 3	0000000В
000014н	DDR4	Port 4 direction register	R/W	Port 4	0000000В
000015н	DDR5	Port 5 direction register	R/W	Port 5	0000000В
000016н	DDR6	Port 6 direction register	R/W	Port 6	0000000В
000017н	DDR7	Port 7 direction register	R/W	Port 7	-000000В
000018н	DDR8	Port 8 direction register	R/W	Port 8	0000000В
000019н	DDR9	Port 9 direction register	R/W	Port 9	0000000в
00001Ан	DDRA	Port A direction register	R/W	Port A	0000в
00001Вн	ADER0	Analog input enable register 0	R/W	Port 6, A/D	111111111
00001Сн	ADER1	Analog input enable register 1	R/W	Port 9, A/D	111111111в
00001Дн	ADER2	Analog input enable register 2	R/W	Port 7, A/D	1111в
00001Ен	RDR0	Port 0 input resistance register	R/W	Port 0 (pull-up resistance control)	0000000в
00001Fн	RDR1	Port 1 input resistance register	R/W	Port 1 (pull-up resistance control)	0000000в

Address	Register abbreviation	Register name	R/W	Resource	Initial value
000020н	SMR0	Serial bus mode register ch.0	R/W		\$\$\$\$\$\$\$\$
000021н	SCR0/IBCR0	SCR0/IBCR0 serial bus control register/I ² C bus control register ch.0	R/W		\$\$\$\$\$\$\$\$
000022н	ESCR0/ IBSR0	Extended communication control register/l ² C bus status register ch.0	R/W		\$\$\$\$\$\$\$\$
000023н	SSR0	Serial status register ch.0	R/W		\$\$\$\$\$\$\$\$B
000024н	RDR00/ TDR00	Transmission/reception data register 0 ch.0	R,W	Multi-function serial ch.0	\$\$\$\$\$\$\$\$
000025н	RDR10/ TDR10	Transmission/reception data register 1 ch.0	R,W		\$\$\$\$\$\$\$\$
000026н	BGR00	Baud rate generator register 0 ch.0	R/W	-	\$\$\$\$\$\$\$\$
000027н	BGR10	Baud rate generator register 1 ch.0	R/W		\$\$\$\$\$\$\$\$
000028н	ISBA0	7-bit slave address register ch.0	R/W		0000000В
000029н	ISMK0	7-bit slave address mask register ch.0	R/W		01111111в
00002Ан	SMR1	Serial bus mode register ch.1	R/W		\$\$\$\$\$\$\$\$
00002Вн	SCR1/IBCR1	Serial bus control register / I ² C bus control register ch.1	R/W		\$\$\$\$\$\$\$\$
00002Сн	ESCR1/ IBSR1	Extended communication control register / I ² C bus status register ch.1	R/W		\$\$\$\$\$\$\$\$
00002Dн	SSR1	Serial status register ch.1	R/W		\$\$\$\$\$\$\$\$B
00002Ен	RDR01/ TDR01	Transmission/reception data register 0 ch.1	R,W	Multi-function serial ch.1	\$\$\$\$\$\$\$\$
00002Fн	RDR11/ TDR11	Transmission/reception data register 1 ch.1	R,W		\$\$\$\$\$\$\$\$
000030н	BGR01	Baud rate generator register 0 ch.1	R/W		\$\$\$\$\$\$\$\$
000031н	BGR11	Baud rate generator register 1 ch.1	R/W		\$\$\$\$\$\$\$\$
000032н	ISBA1	7-bit slave address register ch.1	R/W		0000000В
000033н	ISMK1	7-bit slave address mask register ch.1	R/W		011111111в
000034н	ADCSL	Lower A/D control status register	R/W		00011110в
000035н	ADCSH	Higher A/D control status register	R/W		0000000В
000036н	ADCRL	Lower A/D data register	R		XXXXXXXXB
000037н	ADCRH	Higher A/D data register	R	A/D Converter	111111XX _B
000038н	ADSRL	Lower A/D conversion channel setting register	R/W		00000000в
000039н	ADSRH	Higher A/D conversion channel setting register	R/W		0000000В
00003Ан		Reserved	d		

Address	Register abbreviation	Register name	R/W	Resource	Initial value
00003Вн	PACSR1	Address detection control status register 1	R/W	Address match detection function	0000000в
00003Сн	OLSR0	Output level selection register 0	R/W	Port 7 (N-ch open-drain control)	-000в
00003Dн	OLSR1	Output level selection register 1	R/W	Port 8 (N-ch open-drain control)	00000000в
00003Ен	SMR2	Serial bus mode register ch.2	R/W		\$\$\$\$\$\$\$\$
00003Fн	SCR2/IBCR2	Serial bus control register / I ² C bus control register ch.2	R/W	Multi-function serial ch.2	\$\$\$\$\$\$\$\$
000040н	ESCR2/ IBSR2	Extended communication control register / I ² C bus status register ch.2	R/W		\$\$\$\$\$\$\$
000041н	SSR2	Serial status register ch.2	R/W		\$\$\$\$\$\$\$
000042н	RDR02/ TDR02	Transmission/reception data register 0 ch.2	R,W		\$\$\$\$\$\$\$
000043н	RDR12/ TDR12	Transmission/reception data register 1 ch.2	R,W		\$\$\$\$\$\$\$\$
000044н	BGR02	Baud rate generator register 0 ch.2	R/W		\$\$\$\$\$\$\$
000045н	BGR12	Baud rate generator register 1 ch.2	R/W		\$\$\$\$\$\$\$В
000046н	ISBA2	7-bit slave address register ch.2	R/W		00000000в
000047н	ISMK2	7-bit slave address mask register ch.2	R/W		011111111в
000048н	SMR3	Serial bus mode register ch.3	R/W		\$\$\$\$\$\$\$
000049н	SCR3/IBCR3	Serial bus control register / I ² C bus control register ch.3	R/W		\$\$\$\$\$\$\$\$
00004Ан	ESCR3/ IBSR3	Extended communication control register / I ² C bus status register ch.3	R/W		\$\$\$\$\$\$\$
00004Вн	SSR3	Serial status register ch.3	R/W		\$\$\$\$\$\$\$
00004Сн	RDR03/ TDR03	Transmission/reception data register 0 ch.3	R,W	Multi-function serial ch.3	\$\$\$\$\$\$\$
00004Дн	RDR13/ TDR13	Transmission/reception data register 1 ch.3	R,W		\$\$\$\$\$\$\$\$
00004Ен	BGR03	Baud rate generator register 0 ch.3	R/W		\$\$\$\$\$\$\$
00004Fн	BGR13	Baud rate generator register 1 ch.3	R/W		\$\$\$\$\$\$\$
000050н	ISBA3	7-bit slave address register ch.3	R/W		00000000в
000051н	ISMK3	7-bit slave address mask register ch.3	R/W		01111111в
000052н	SMR4	Serial bus mode register ch.4	R/W	Marilei françation contra	\$\$\$\$\$\$\$
000053н	SCR4/IBCR4	Serial bus control register / I ² C bus control register ch.4	R/W	Multi-function serial ch.4	\$\$\$\$\$\$\$\$

Address	Register abbreviation	Register name	R/W	Resource	Initial value
000054н	ESCR4/ IBSR4	Extended communication control register / I ² C bus status register ch.4	R/W		\$\$\$\$\$\$\$\$
000055н	SSR4	Serial status register ch.4	R/W		\$\$\$\$\$\$\$
000056н	RDR04/ TDR04	Transmission/reception data register 0 ch.4	R,W		\$\$\$\$\$\$\$\$
000057н	RDR14/ TDR14	Transmission/reception data register 1 ch.4	R,W	Multi-function serial ch.4	\$\$\$\$\$\$\$\$
000058н	BGR04	Baud rate generator register 0 ch.4	R/W		\$\$\$\$\$\$\$
000059н	BGR14	Baud rate generator register 1 ch.4	R/W		\$\$\$\$\$\$\$
00005Ан	ISBA4	7-bit slave address register ch.4	R/W		0000000В
00005Вн	ISMK4	7-bit slave address mask register ch.4	R/W		01111111в
00005Сн	SMR5	Serial bus mode register ch.5	R/W		\$\$\$\$\$\$\$
00005Дн	SCR5/IBCR5	Serial bus control register / I ² C bus control register ch.5	R/W	-	\$\$\$\$\$\$\$\$
00005Ен	ESCR5/ IBSR5	Extended communication control register / I ² C bus status register ch.5	R/W		\$\$\$\$\$\$\$
00005Fн	SSR5	Serial status register ch.5	R/W		\$\$\$\$\$\$\$\$B
000060н	RDR05/ TDR05	Transmission/reception data register 0 ch.5	R,W		\$\$\$\$\$\$\$\$
000061н	RDR15/ TDR15	Transmission/reception data register 1 ch.5	R,W		\$\$\$\$\$\$\$\$
000062н	BGR05	Baud rate generator register 0 ch.5	R/W		\$\$\$\$\$\$\$
000063н	BGR15	Baud rate generator register 1 ch.5	R/W		\$\$\$\$\$\$\$
000064н	ISBA5	7-bit slave address register ch.5	R/W		0000000В
000065н	ISMK5	7-bit slave address mask register ch.5	R/W		01111111в
000066н	OCCP0	Lower output compare register (ch.0)	R/W		0000000В
000067н	OCCFU	Higher output compare register (ch.0)	□/ V V		0000000В
000068н	OCCP1	Lower output compare register (ch.1)	R/W		0000000В
000069н	00011	Higher output compare register (ch.1)	11/77	16-bit I/O timer output	0000000В
00006Ан	OCCP2	Lower output compare register (ch.2)	R/W	compare (ch.0 to ch.5)	0000000В
00006Вн	OCCF2	Higher output compare register (ch.2)	□/ VV		0000000В
00006Сн	OCCP3	Lower output compare register (ch.3)	R/W		0000000В
00006Dн	00053	Higher output compare register (ch.3)	I 1/ V V		0000000В
00006Ен		Reserved			
00006Fн	ROMM	ROM mirror function selection register	R/W	ROM mirror function	1 _B

Address	Register abbreviation	Register name	R/W	Resource	Initial value
000070н	OCCP4	Lower output compare register (ch.4)	R/W		0000000в
000071н	UCCP4	Higher output compare register (ch.4)	M/ VV		0000000в
000072н	OCCDE	Lower output compare register (ch.5)	R/W		0000000в
000073н	OCCP5	Higher output compare register (ch.5)	M/ VV		0000000в
000074н	OCS01	Lower output compare control register (ch.0, ch.1)	R/W		000000в
000075н	00301	Higher output compare control register (ch.0, ch.1)	R/W	16-bit I/O timer output compare (ch.0 to ch.5)	00000в
000076н	OCS23	Lower output compare control register (ch.2, ch.3)	R/W		000000в
000077н	00323	Higher output compare control register (ch.2, ch.3)	R/W		00000в
000078н	OCS45	Lower output compare control register (ch.4, ch.5)	R/W		000000в
000079н	00343	Higher output compare control register (ch.4, ch.5)	R/W		00000в
00007Ан		Lower input capture data register (ch.0)	R		XXXXXXXX
00007Вн	IPCP0	Higher input capture data register (ch.0)	R		XXXXXXXX
00007Сн		Lower input capture data register (ch.1)	R	16-bit I/O timer input capture	XXXXXXXX
00007Dн	IPCP1	Higher input capture data register (ch.1)	R	(ch.0, ch.1)	XXXXXXXX
00007Ен	ICS01	Input capture control status register	R/W		0000000в
00007Fн	ICE01	Input capture edge register	R		ХХв
000080н	TCDT	Lower timer counter data register	R/W		0000000В
000081н	TCDT	Higher timer counter data register	R/W		0000000В
000082н	TCCS	Timer control status register	R/W	16-bit I/O timer	0000000В
000083н	TCCS	Timer control status register	R/W	free-run timer	ХХ-00000в
000084н	CPCLR	Lower compare clear register	R/W		XXXXXXXX
000085н	OFFICE	Higher compare clear register	1 1/ V V		XXXXXXXX
000086н to 00009Ан		Reserved	d		
00009Вн	DCSR	DMAC descriptor channel specification register	R/W	DMAC	00000000в
00009Сн	DSRL	DMAC lower status register	R/W	DMAC	0000000В
00009Dн	DSRH	DMAC higher status register	R/W	DMAC	0000000В

Address	Register abbreviation	Register name	R/W	Resource	Initial value
00009Ен	PACSR0	Address detection control status register 0	R/W	Address match detection function	00000000в
00009Fн	DIRR	Delayed interrupt source generation/ release register	R/W	Delayed interrupt generation module	Ов
0000А0н	LPMCR	Low power consumption mode control register	W, R/W	Low power consumption	00011000в
0000А1н	CKSCR	Clock selection register	R, R/W	consumption	11111100в
0000A2н, 0000A3н		Reserved	d		
0000А4н	DSSR	DMAC stop status register	R/W	DMAC	0000000В
0000А5н	ARSR	Auto ready function selection register	W		001100в
0000А6н	HACR	External address output control register	W	External bus	******B
0000А7н	EPCR	Bus control signal selection register	W		1000*10-в
0000А8н	WDTC	Watchdog timer control register	R, W	Watchdog timer	XXXXX111 _B
0000А9н	TBTC	Time base timer control register	W, R/W	Time base timer	1XX00100 _B
0000ААн	WTC	Watch timer control register	R, R/W	Watch timer	10001000в
0000АВн		Reserved	d		
0000АСн	DERL	DMAC lower enable register	R/W	DMAC	0000000В
0000АДн	DERH	DMAC higher enable register	R/W	DIVIAO	0000000B
0000АЕн	FMCS	Flash memory control status register	W, R/W	Flash memory I/F	000Х0000в
0000АFн		Prohibite	d		
0000В0н	ICR00	Interrupt control register 00	W, R/W		00000111в
0000В1н	ICR01	Interrupt control register 01	W, R/W		00000111в
0000В2н	ICR02	Interrupt control register 02	W, R/W		00000111в
0000ВЗн	ICR03	Interrupt control register 03	W, R/W		00000111в
0000В4н	ICR04	Interrupt control register 04	W, R/W		00000111в
0000В5н	ICR05	Interrupt control register 05	W, R/W		00000111в
0000В6н	ICR06	Interrupt control register 06	W, R/W	Interment control	00000111в
0000В7н	ICR07	Interrupt control register 07	W, R/W	Interrupt control	00000111в
0000В8н	ICR08	Interrupt control register 08	W, R/W		00000111в
0000В9н	ICR09	Interrupt control register 09	W, R/W		00000111в
0000ВАн	ICR10	Interrupt control register 10	W, R/W		00000111в
0000ВВн	ICR11	Interrupt control register 11	W, R/W		00000111в
0000ВСн	ICR12	Interrupt control register 12	W, R/W		00000111в
0000ВДн	ICR13	Interrupt control register 13	W, R/W		00000111в

Address	Register abbreviation	Register name	R/W	Resource	Initial value			
0000ВЕн	ICR14	Interrupt control register 14	W, R/W	Interrupt control	00000111в			
0000ВFн	ICR15	Interrupt control register 15	W, R/W		00000111в			
0000С0н	CMR0	Chip select area MASK register 0	R/W		00001111в			
0000С1н	CAR0	Chip select area register 0	R/W		11111111В			
0000С2н	CMR1	Chip select area MASK register 1	R/W		00001111в			
0000СЗн	CAR1	Chip select area register 1	R/W		111111111			
0000С4н	CMR2	Chip select area MASK register 2	R/W	Bus interface	00001111в			
0000С5н	CAR2	Chip select area register 2	R/W	bus interface	111111111			
0000С6н	CMR3	Chip select area MASK register 3	R/W		00001111в			
0000С7н	CAR3	Chip select area register 3	R/W		11111111В			
0000С8н	CSCR	Chip select control register	R/W		000*в			
0000С9н	CALR	Chip select active level register	R/W		0000в			
0000САн to 0000СЕн		Reserved						
0000СFн	PLLOS	PLL output selection register	W	PLL	ХОв			
0000D0н	BAPL	DMA buffer address pointer (low)	R/W		XXXXXXXXB			
0000D1н	BAPM	DMA buffer address pointer (middle)	R/W		XXXXXXXXB			
0000D2н	BAPH	DMA buffer address pointer (high)	R/W		XXXXXXX			
0000Дзн	DMACS	DMA control register	R/W	DMAC	XXXXXXXXB			
0000Д4н	IOAL	DMAI/O register address pointer (low)	R/W	DIVIAC	XXXXXXX			
0000Д5н	IOAH	DMAI/O register address pointer (high)	R/W		XXXXXXXXB			
0000D6н	DCTL	DMA data counter (low)	R/W		XXXXXXXXB			
0000D7н	DCTH	DMA data counter (high)	R/W		XXXXXXX			
0000D8н to 0000DFн	Reserved							
0000Е0н	ENIR0	Interrupt/DTP enable register 0	R/W		0000000В			
0000Е1н	EIRR0	Interrupt/DTP source register 0	R/W	DTP / external interrupt	XXXXXXXXB			
0000Е2н	FLVDO	Request level setting register 0	R/W		0000000В			
0000ЕЗн	- ELVR0	Request level setting register 0	R/W		0000000В			
0000Е4н	ENIR1	Interrupt/DTP enable register 1	R/W		0000000В			
0000Е5н	EIRR1	Interrupt/DTP source register 1	R/W	DTP / external	XXXXXXXX			
0000Е6н	ELV (D.)	Request level setting register 1	R/W	interrupt	0000000В			
0000Е7н	ELVR1	Request level setting register 1	R/W		0000000В			

Address	Register abbreviation	Register name	R/W	Resource	Initial value	
0000Е8н	ENIR2	Interrupt/DTP enable register 2	R/W	DTP / external interrupt	XXXX0000B	
0000Е9н	EIRR2	Interrupt/DTP source register 2	R/W		XXXXXXXXB	
0000ЕАн	- ELVR2	Request level setting register 2	R/W		0000000В	
0000ЕВн		Request level setting register 2	R/W		0000000В	
0000ECн to 0000EFн	Reserved					
0000F0н to 0000FFн	External area					
000100н to 00017Fн	RAM area/extended intelligent I/O service (EI ² OS)					
000180н to # _H *	RAM area					
007900н	PCNTL0	PPG0 lower control status register	R/W	16-bit PPG0	0000000в	
007901н	PCNTH0	PPG0 higher control status register	R/W	10-51(11 00	0000001в	
007902н	PCNTL1	PPG1 lower control status register	R/W	16-bit PPG1	0000000в	
007903н	PCNTH1	PPG1 higher control status register	R/W	16-DIT PPG I	0000001в	
007904н	PCNTL2	PPG2 lower control status register	R/W	16-bit PPG2	0000000в	
007905н	PCNTH2	PPG2 higher control status register	R/W		0000001в	
007906н	PCNTL3	PPG3 lower control status register	R/W	16-bit PPG3	0000000в	
007907н	PCNTH3	PPG3 higher control status register	R/W		0000001в	
007908н	PCNTL4	PPG4 lower control status register	R/W	16-bit PPG4	0000000в	
007909н	PCNTH4	PPG4 higher control status register	R/W	16-bit FFG4	0000001в	
00790Ан	PCNTL5	PPG5 lower control status register	R/W	16-bit PPG5	0000000в	
00790Вн	PCNTH5	PPG5 higher control status register	R/W	10-bit FFG5	0000001в	
00790Сн	PCNTL6	PPG6 lower control status register	R/W	16 bit DDC6	0000000в	
00790Dн	PCNTH6	PPG6 higher control status register	R/W	16-bit PPG6	0000001в	
00790Ен	PCNTL7	PPG7 lower control status register	R/W	16-bit PPG7	0000000В	
00790Fн	PCNTH7	PPG7 higher control status register	R/W		0000001в	
007910н	PPGDIV	PPG0 output division setting register	R/W	16-bit PPG0	11111100в	
007911н		Reserved				
007912н	PDCRL0	DDC0 down as water resistant			111111111	
007913н	PDCRH0	-PPG0 down counter register	R	— 16-bit PPG0	111111111	
007914н	PCSRL0	DDC0 povied cotting register	101		11111111в	
007915н	PCSRH0	PPG0 period setting register	W		111111111	

Address	Register abbreviation	Register name		R/W	Resource	Initial value	
007916н	PUDUTL0	PPG0 duty setting register	W	۱۸/	16-bit PPG0	0000000в	
007917н	PUDUTH0			VV		0000000в	
007918н			Disabled				
007919н			Disabled				
00791Ан	PDCRL1	PPG1 down counter register		R		111111111	
00791Вн	PDCRH1	Trandown counter register	G I down counter register	111111111			
00791Сн	PCSRL1	PPG1 period setting register		W	16-bit PPG1	111111111	
00791Dн	PCSRH1	Trainperiod setting register		VV		111111111	
00791Ен	PUDUTL1	DDC1 duty patting register		W		0000000в	
00791Fн	PUDUTH1	PPG1 duty setting register		VV		0000000В	
007920н			Disabled				
007921н		Disabled					
007922н	PDCRL2	PPG2 down counter register		R	16-bit PPG2	111111111	
007923н	PDCRH2	11 GZ down counter register		11		111111111	
007924н	PCSRL2	PPG2 period setting register		W		111111111	
007925н	PCSRH2	11 GZ period setting register				111111111	
007926н	PUDUTL2	PPG2 duty setting register		W		0000000В	
007927н	PUDUTH2	11 dz daty setting register		٧٧		0000000В	
007928н			Disabled				
007929н			Disabled				
00792Ан	PDCRL3	PPG3 down counter register		R		111111111	
00792Вн	PDCRH3	Tras down counter register		11		111111111	
00792Сн	PCSRL3	PPG3 period setting register		w	16-bit PPG3	111111111	
00792Dн	PCSRH3	11 do period setting register		VV		111111111	
00792Ен	PUDUTL3	PPG3 duty setting register		W		0000000в	
00792Fн	PUDUTH3			VV		0000000В	
007930н			Disabled				
007931н			Disabled				
007932н	PDCRL4	PPG/ down counter register		R	16-bit PPG4	111111111	
007933н	PDCRH4	PPG4 down counter register				11111111В	
007934н	PCSRL4	PPG4 period setting register		W		11111111В	
007935н	PCSRH4					111111111	
007936н	PUDUTL4	PPG4 duty setting register		W		0000000В	
007937н	PUDUTH4	7 F G4 duty Setting register				0000000в	

Address	Register abbreviation	Register name		R/W	Resource	Initial value
007938н	Disabled					
007939н			Disabled			
00793Ан	PDCRL5	PPG5 down counter register		R		111111111
00793Вн	PDCRH5	PPG5 down counter register		n		111111111
00793Сн	PCSRL5	PPG5 period setting register W 1	16-bit PPG5	111111111		
00793Dн	PCSRH5	11 G3 period setting register		• •	To-Dit PPG5	111111111
00793Ен	PUDUTL5	PPG5 duty setting register		W		0000000В
00793Fн	PUDUTH5	Tras daty setting register		• •		0000000В
007940н			Disabled			
007941н			Disabled			
007942н	PDCRL6	PPG6 down counter register		R		111111111
007943н	PDCRH6	PPG6 down counter register	"		11111111В	
007944н	PCSRL6	PPG6 period setting register	١٨/	W	16-bit PPG6	11111111В
007945н	PCSRH6	r r do period setting register		VV		111111111
007946н	PUDUTL6	PPG6 duty setting register		W		0000000В
007947н	PUDUTH6	Trad daty setting register		• •		0000000В
007948н			Disabled			
007949н			Disabled			
00794Ан	PDCRL7	PPG7 down counter register	R	R		11111111В
00794Вн	PDCRH7				111111111	
00794Сн	PCSRL7	PPG7 period setting register		W	16-bit PPG7	111111111
00794Dн	PCSRH7	11 at period setting register		• • • • • • • • • • • • • • • • • • • •		111111111
00794Ен	PUDUTL7	PPG7 duty setting register		w		0000000В
00794Fн	PUDUTH7	11 ar daty setting register		• •		0000000В
007950н			Disabled			
007951н			Disabled			
007952н	- TMCR0	Timer control register ch.0	R/W	B/M		0000000В
007953н				Base timer ch.0	0000000В	
007954н	STC0	Status control register ch.0		R/W		0000000В
007955н			Disabled			
007956н	TMR0	Timer register ch.0	DAA	R/W	Base timer ch.0	0000000B/ XXXXXXXXB
007957н				Γ1/ ۷ ۷	base umer cn.0	0000000B/ XXXXXXXXB

Address	Register abbreviation	Register name	R/W	Resource	Initial value	
007958н	PCSR0/	Period/L-width setting register ch.0	R/W		XXXXXXXXB	
007959н	PRLL0	r enou/L-width setting register ch.o	1 1/ V V		XXXXXXXXB	
00795Ан	PDUT0/ PRLH0/	Duty/H-width/data buffer register ch.0	R/W	Base timer ch.0	XXXXXXXXB/ 00000000B	
00795Вн	DTBF0	Duty/11-width/data buller register ch.o	Π/ V V		XXXXXXXXB/ 00000000B	
00795Сн	TMCR1	Timer central register of 1	R/W		0000000В	
00795Dн	TIVICAT	Timer control register ch.1	H/ VV	Base timer ch.1	0000000В	
00795Ен	STC1	Status control register ch.1 R/W			0000000В	
00795Fн		Disabled	k			
007960н	TMR1	Timer register ch.1	R/W		0000000в/ XXXXXXXX	
007961н	IIVITAI	Timer register cri. i	Π/ V V		0000000в/ XXXXXXXX	
007962н	PCSR1/	Period/L-width setting register ch.1	R/W	Base timer ch.1	XXXXXXXXB	
007963н	PRLL1	renou/L-width setting register ch. i	Π/ V V	Dase unier ch. i	XXXXXXXXB	
007964н	PDUT1/	PDUT1/ PRLH1/ Duty/H-width/data buffer register ch.1 R/W		DAM		XXXXXXXXB/ 00000000B
007965н	DTBF1	Duty/n-width/data buller register ch. r	1000		XXXXXXXXB/ 00000000B	
007966н	TMCR2				0000000В	
007967н	TIVICAZ	Timer control register ch.2	R/W	Base timer ch.2	0000000В	
007968н	STC2	Status control register ch.2	R/W		0000000В	
007969н		Disabled	k		•	
00796Ан	TMR2	Timer register ch.2	R/W		0000000B/ XXXXXXXXB	
00796Вн	TIVINZ	Timer register cri.2	Π/ V V		0000000в/ XXXXXXXX	
00796Сн	PCSR2/	Deviced/Levidth cetting register of O	DAM	Door times ab 0	XXXXXXXX	
00796Dн	PRLL2	Period/L-width setting register ch.2	R/W	Base timer ch.2	XXXXXXXXB	
00796Ен	PDUT2/	Duty/H width/data buffer register of 2	R/W		XXXXXXX _B / 00000000B	
00796Fн	PRLH2/ DTBF2	Duty/H-width/data buffer register ch.2			XXXXXXXXB/ 00000000B	
007970н	TMCDa	Timer central register ch 2	D/M		0000000в	
007971н	TMCR3	Timer control register ch.3	R/W	Base timer ch.3	0000000в	
007972н	STC3	Status control register ch.3	R/W		0000000В	

Address	Register abbreviation	Register name	R/W	Resource	Initial value
007973н		Disabled	d		•
007974н	TMR3	Timor register oh 2	R/W		0000000B/ XXXXXXXXB
007975н	TIVING	Timer register ch.3	1,,,,		0000000B/ XXXXXXXXB
007976н	PCSR3/	Period/L-width setting register ch.3	R/W	Base timer ch.3	XXXXXXXXB
007977н	PRLL3	Feriod/L-width setting register ch.s	In/ V V	base timer cn.s	XXXXXXXXB
007978н	PDUT3/ PRLH3/	Duty/H-width/data buffer register ch.3	R/W		XXXXXXXX _B / 00000000 _B
007979н	DTBF3	Duty/11-width/data buller register ch.3	11/ VV		XXXXXXXXB/ 00000000B
00797Ан	UDCR0	Up-down count register (ch.0)	R		0000000В
00797Вн	UDCR1	Up-down count register (ch.1)	R		0000000в
00797Сн	RCR0	Reload/compare register (ch.0)	W		0000000В
00797Dн	RCR1	Reload/compare register (ch.1)	W		0000000В
00797Ен	CCRL0	Lower counter control register (ch.0)	W, R/W	8/16-bit up-down counter/timer	XX00X000B
00797Fн	CCRH0	Higher counter control register (ch.0)	R/W		0000000В
007980н	CCRL1	Lower counter control register (ch.1)	W, R/W		XX00X000 _B
007981н	CCRH1	Higher counter control register (ch.1)	R/W		-000000в
007982н	CSR0	Counter status register (ch.0)	R, R/W		0000000В
007983н		Reserve	d		
007984н	CSR1	Counter status register (ch.1)	R, R/W	8/16-bit up-down counter/timer	0000000в
007985н to 00798Fн		Reserve	d		
007990н	SMR6	Serial bus mode register ch.6	R/W		\$\$\$\$\$\$\$B
007991н	SCR6/IBCR6	Serial bus control register / I ² C bus control register ch.6	R/W		\$\$\$\$\$\$\$\$
007992н	ESCR6/ IBSR6	Extended communication control register / I ² C bus status register ch.6	R/W		\$\$\$\$\$\$\$
007993н	SSR6	Serial status register ch.6	R/W	Multi-function serial	\$\$\$\$\$\$\$B
007994н	RDR06/ TDR06	Transmission/reception data register 0 ch.6	R,W	ch.6	\$\$\$\$\$\$\$
007995н	RDR16/ TDR16				\$\$\$\$\$\$\$\$
007996н	BGR06	Baud rate generator register 0 ch.6	R/W		\$\$\$\$\$\$\$\$
007997н	BGR16	Baud rate generator register 1 ch.6	R/W		\$\$\$\$\$\$\$B

Address	Register abbreviation	Register name	R/W	Resource	Initial value				
007998н	ISBA6	7-bit slave address register ch.6	R/W	Multi-function serial	0000000В				
007999н	ISMK6	7-bit slave address mask register ch.6	R/W	ch.6	011111111в				
00799Ан	PAFSR	PPG pin assignment switching register	R/W	PPG pin switching control	0000в				
00799Вн	PMSSR	PPG multi-channel start register	R/W	PPG multi-start control	0000000В				
00799Сн		Reserved							
00799Dн	P9FSR	Serial pin switching register 1	R/W	Multi-function serial pin control	000в				
00799Сн to 0079А1н		Reserved							
0079А2н	P7FSR	Serial pin switching register 0 R/W Multi-function s pin control			000Хв				
0079АЗн	LSYNS	LIN SYNCH FIELD switching register	R/W	Input capture input control	10001000в				
0079A4н, 0079A5н		Reserved							
0079А6н	FWR0	Flash memory write control register 0 R		Floob momony I/E	00000000в				
0079А7н	FWR1	Flash memory write control register 1	R/W	Flash memory I/F	0000000В				
0079A8н to 0079DFн		Reserved	d						
0079Е0н		Detection address register 0 (low)			XXXXXXXX				
0079Е1н	PADR0	Detection address register 0 (middle)	R/W	Address match detection function	XXXXXXXXB				
0079Е2н		Detection address register 0 (high)			XXXXXXXXB				
0079ЕЗн		Detection address register 1 (low)			XXXXXXXXB				
0079Е4н	PADR1	Detection address register 1 (middle)	R/W	Address match detection function	XXXXXXXXB				
0079Е5н		Detection address register 1 (high)			XXXXXXXXB				
0079Е6н		Detection address register 2 (low)			XXXXXXXXB				
0079Е7н	PADR2	Detection address register 2 (middle)	R/W	Address match detection function	XXXXXXXXB				
0079Е8н		Detection address register 2 (high)			XXXXXXXXB				
0079Е9н									
to 0079ЕГн		Reserved	ג		1				
0079F0н		Detection address register 3 (low)		Address match	XXXXXXX				
0079F1н	PADR3	Detection address register 3 (middle)	R/W	detection function	XXXXXXX				
0079F2н		Detection address register 3 (high)			XXXXXXXXXB				

(Continued)

Address	Register abbreviation	Register name	R/W	Resource	Initial value
0079F3н		Detection address register 4 (low)			XXXXXXXXB
0079F4н	PADR4	Detection address register 4 (middle)	R/W	Address match detection function	XXXXXXXX
0079F5н		Detection address register 4 (high)			XXXXXXXX
0079F6н		Detection address register 5 (low)			XXXXXXX
0079F7н	PADR5	Detection address register 5 (middle)	R/W	Address match detection function	XXXXXXXXB
0079F8н		Detection address register 5 (high)			XXXXXXXXB
0079F9н to 007FFFн		Reserve	d		

Explanation on R/W

R/W: Readable/Writable

R : Read only W : Write only

Explanation on initial value

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

- : This bit is not used.

The initial value of this bit is "1" or "0".

It varies depending on the mode pin (MD2, MD1 or MD0 pin) .

+ : The initial value of this bit is "1" or "0".

\$: The initial value of this bit varies depending on the operation mode of the resource.

#H*: Varies depending on the RAM area of the device.

■ INTERRUPT SOURCES, INTERRUPT VECTORS AND INTERRUPT CONTROL REGISTERS

Interrupt source	Clearing of El ² OS	μ DMAC channel	Interru	ipt vector	Interrupt control register	
	01 L1 03	no.	No.	Address	No.	Address
Reset	×	_	#08	FFFFDC _H	—	_
INT9 instruction	×	_	#09	FFFFD8 _H	_	_
Exception	×	_	#10	FFFFD4 _H		_
INT0 (IRQ0/1)	0	0	#11	FFFFD0 _H	ICR00	0000В0н
INT0 (IRQ2 to IRQ7)	0	_	#12	FFFFCCH	ICHUU	ООООВОН
INT0 (IRQ8 to IRQ15)	0	_	#13	FFFFC8 _H	ICR01	0000В1н
INT0 (IRQ16 to IRQ23)	0	_	#14	FFFFC4 _H	ICHUI	ООООБІН
Base timer ch.0 (source 0,1)	0	1	#15	FFFFC0 _H	ICR02	0000В2н
Base timer ch.1 (source 0,1)	0	2	#16	FFFFBCH	ICHU2	0000BZH
Base timer ch.2 (source 0,1)	0	3	#17	FFFFB8 _H	ICR03	0000ВЗн
Base timer ch.3 (source 0,1)	0	4	#18	FFFFB4 _H	ICHUS	ООООВОН
PPG0/PPG4 counter borrow	0	5	#19	FFFFB0 _H	ICR04	0000В4н
PPG1/PPG5 counter borrow	0	6	#20	FFFFACH	ICHU4	0000B4H
PPG2/PPG6 counter borrow	0	7	#21	FFFFA8 _H	ICR05	0000В5н
PPG3/PPG7 counter borrow	×	8	#22	FFFFA4 _H	ICHUS	ООООВЭН
8/16-bit up-down counter/timer (ch.0/1) compare / underflow / overflow / up-down inversion	×	_	#23	FFFFA0 _H	ICR06	0000В6н
Input capture retrieval (ch.0/1)	0	_	#24	FFFF9C _H		
Output compare (ch.0/1/2) match	0	_	#25	FFFF98 _H	ICR07	0000В7н
Output compare (ch.3/4/5) match	0	_	#26	FFFF94 _H	ICHU/	0000Б7н
A/D converter	0	_	#27	FFFF90 _H		
Overflow in 16-bit free-run timer / compare clear / multi-function serial ch.4/5/6 status	0	9	#28	FFFF8C _H	ICR08	0000В8н
Multi-function serial ch.4 reception	0	10	#29	FFFF88 _H	ICR09	0000В9н
Multi-function serial ch.4 transmission	0	11	#30	FFFF84 _H	ICHU9	ООООБЭН
Multi-function serial ch.5 reception	0	12	#31	FFFF80 _H	ICD10	000000
Multi-function serial ch.5 transmission	0	13	#32	FFFF7C _H	ICR10	0000ВАн
Multi-function serial ch.6 reception	0	14	#33	FFFF78 _H	ICR11	0000ВВн
Multi-function serial ch.6 transmission	0	15	#34	FFFF74 _H	IUNII	UUUUDDH
Multi-function serial ch.0/1 reception / status	0	_	#35	FFFF70 _H	ICR12	0000ВСн
Multi-function serial ch.0/1 transmission	0	_	#36	FFFF6C _H	IUNIZ	UUUUDCH
Multi-function serial ch.2 reception / status	0	_	#37	FFFF68 _H	ICR13	0000ВDн
Multi-function serial ch.2 transmission	0		#38	FFFF64 _H	101113	ООООВЪН

(Continued)

(Serial laca)										
Interrupt source	Clearing of El ² OS channel		Interru	pt vector	Interrupt control register					
	01 21-03	no.	No.	Address	No.	Address				
Multi-function serial ch.3 reception / status	0	_	#39	FFFF60 _H	ICR14	0000ВЕн				
Multi-function serial ch.3 transmission	0	_	#40	FFFF5C _H	10014					
Flash writing/deletion, time base timer, watch timer*	×	_	#41	FFFF58 _H	ICR15	0000ВFн				
Delayed interrupt generation module	×	_	#42	FFFF54 _H						

- \times : The interrupt request flag is not cleared by the interrupt clear signal.
- O: The interrupt request flag is cleared by the interrupt clear signal.
- The interrupt request flag is cleared by the interrupt clear signal. Stop request function provided at receiving only.

Note: If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the $El^2OS/\mu DMAC$ interrupt clear signal. Therefore, when either of the two sources for the $El^2OS/\mu DMAC$ function is used, the other interrupt function can not be used. In this case, set the interrupt request enable bit to "0" in the appropriate resource and take measures by software polling.

^{*:} Flash writing/deletion, the time base timer and watch timer cannot be used simultaneously.

■ ELECTRICAL CHARACTERISTICS

1. Absolute maximum ratings

Dorometer	Symbol	Ra	ting	l lmi4	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 4.0	V	
Daau aaukalka ma*1	DVcc	Vss - 0.3	Vss + 4.0	V	DVcc = Vcc*2
Power supply voltage*1	AVcc	Vss - 0.3	Vss + 4.0	V	*2
	AVRH	Vss - 0.3	Vss + 4.0	V	*2
Input valtaga*1	Vı	Vss - 0.3	Vss + 4.0	V	*3
Input voltage*1	VI	Vss - 0.3	Vss + 7.0	V	*3, *8
Output valtaga*1	Vo	Vss - 0.3	Vss + 4.0	V	*3
Output voltage*1	Vo	Vss - 0.3	Vss + 7.0	V	*3, *8
Maximum clamp current	ICLAMP	- 2.0	+2.0	mA	*7
Total maximum clamp current	Σ CLAMP	_	20	mA	*7
"L" level maximum output cur-	lo _{L1}	_	10	mA	*4
rent	lol2	_	20	mA	PA0 to PA3*4
((I) I I I I I I I I I	lolav1	_	3	mA	*5
"L" level average output current	lolav2	_	10	mA	PA0 to PA3*5
"L" level maximum total output	Σlol1	_	60	mA	
current	Σlol2	_	80	mA	PA0 to PA3
"L" level average total output	Σ lolav1	_	30	mA	*6
current	Σ lolav2	_	40	mA	PA0 to PA3*6
"H" level maximum output	І он1	_	-10	mA	*4
current	10н2	_	-20	mA	PA0 to PA3*4
"L" lovel everege cutout current	Iонаv1	_	-3	mA	*5
"H" level average output current	Iohav2		-10	mA	PA0 to PA3*5
"H" level maximum total output	ΣІон1	_	-60	mA	
current	Σl _{OH2}	_	-80	mA	PA0 to PA3
'H" level average total output	ΣΙομαν1	_	-30	mA	*6
current	Σ I OHAV2	_	-40	mA	PA0 to PA3*6
Power consumption	Po	_	320	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	– 55	+150	°C	

^{*1 :} The parameter is based on $V_{SS} = AV_{SS} = DV_{SS} = 0.0 \text{ V}.$


^{*2 :} Set AVcc, DVcc and AVRH to the same voltage. AVcc and DVcc must not exceed Vcc. Also, AVRH must not exceed AVcc.

^{*3:} V_I and V_O must not exceed 0.3V. When the maximum current to/from an input is limited by using an external component, the I_{CLAMP} rating supersedes the V_I rating.

^{*4:} The maximum output current is defined as the peak value of the current of any one of the corresponding pins. *(Continued)*

(Continued)

- *5 : The average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins.
- *6: The average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins.
- *7: Relevant pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P76, P80 to P87, P90 to P97, PA0 to PA3
 - Use within recommended operating conditions.
 - Use with DC voltage (current) .
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - Set the limiting resistor value, whether instantaneous or stationary, so that the current to be input to the microcontroller pin does not exceed the rating during the input of the + B signal.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the + B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
 - Note that if a + B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the + B input is applied during power-on, the power supply is provided from the pins and the
 resulting supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the + B input pin open.
 - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept + B signal input.
 - Sample recommended circuit :




*8: P74 to P76 and P80 to P87 can be used as 5V I/F pins.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed any of these ratings.

2. Recommended operating conditions

(Vss = AVss = 0.0 V)

Downwater	Crombal	Va	lue	l lmit	Domonico
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply	Vcc	2.7	3.6	V	In normal operation
voltage	DVcc	1.8	3.6	V	Hold stop status
	VIH	0.7 Vcc	Vcc + 0.3	V	All pins other than V _{IH2} , V _{IHS} , V _{IHM} and V _{IHX}
	V _{IH2}	0.7 Vcc	Vss + 5.8	V	P74 to P76, P80 to P87
	Vihs	0.8 Vcc	Vcc + 0.3	V	Hysteresis input pins
"H" level input voltage	V _{IHS2}	0.7 Vcc	Vcc + 0.3	V	Hysteresis input pins (multi-function serial pins)
	VIHS3	0.7 Vcc	Vcc + 0.3	V	CMOS input pins (external bus mode input pins)
	V _{IHM}	Vcc - 0.3	Vcc + 0.3	V	MD pin input
	VIHX	0.8 Vcc	Vcc + 0.3	V	X0A and X1A pins
	VIL	Vss - 0.3	0.3 Vcc	V	All pins other than VILS, VILM and VIHX
	VILS	Vss - 0.3	0.2 Vcc	V	Hysteresis input pins
"L" level input	VILS2	Vss - 0.3	0.3 Vcc	V	Hysteresis input pins (multi-function serial pins)
voltage	VILS3	Vss - 0.3	0.3 Vcc	V	CMOS input pins (external bus mode pins)
	VILM	Vss - 0.3	Vss + 0.3	V	MD pin input
	VILX	Vss - 0.3	0.2 Vcc	V	X0A and X1A pins
Smoothing capacitor	Cs	0.1	1.0	μF	Use a ceramic capacitor or comparable capacitor of the AC characteristics. Bypass capacitor at the VCC pin should be greater than this capacitor.
Operating	_	-40	+85	°C	In ordinary operation.
temperature	TA	0	+70	°C	When external bus is in operation.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC characteristics

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, $T_A = -40~^{\circ}C$ to +85 $^{\circ}C$)

Doromotor	Cumbal	Pin name	Conditions	'	/alue		Unit	Remarks
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Onit	nemarks
"H" level output	Vон	All pins except P74 to P76, P80 to P87 and PA0 to PA3	Vcc = 3.0 V, Іон = -4.0 mA	Vcc - 0.5	_		V	
voltage		P74 to P76, P80 to P87	Vcc = 3.0 V, Іон = -2.0 mA	Vcc - 0.5	_	_	٧	
		PA0 to PA3	DVcc = 3.0 V, loн = -10.0 mA	DVcc - 0.6			V	
"L" level output Vol voltage	Vol	All pins except P74 to P76, P80 to P87 and PA0 to PA3	Vcc = 3.0 V, IoL = 4.0 mA	_	_	0.4	V	
		P74 to P76, P80 to P87	Vcc = 3.0 V, Іон = -2.0 mA	_	_	0.4	٧	
		PA0 to PA3	DVcc = 3.0 V, loL = 10.0 mA	_	_	0.5	٧	
Input leak current	lι∟	All input pins	$ \begin{aligned} &V_{\text{CC}} = 3.3 \text{ V}, \\ &V_{\text{SS}} < V_{\text{I}} < V_{\text{CC}} \end{aligned} $	-10	_	+10	μА	
				25	50	100	kΩ	Evaluation product
Pull-up resistance	Rpull	JLL —	_	15	33	66	kΩ	Flash memory product / MASK ROM product
Pull-down	Roown	MD2		25	50	100	kΩ	Evaluation product
resistance	ILDOWN	IVIDE	_	40	100	200	kΩ	MASKROM product
Open-drain output current	I _{leak}	P31, P32, P34, P35, P43, P44, P46, P47, P72 to P76, P80 to P87, P96, P97	_	_	0.1	10	μА	

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, $T_A = -40~^{\circ}C$ to +85 $^{\circ}C$)

Parameter	Sym-	Pin name	Conditions		Value		Unit	Remarks
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
				_	15	23	mA	MB90882(S)
			Vcc = 3.3 V,		20	28	mA	MB90F882A(S)
			Internal 25 MHz operation at normal operation	_	27	37	mA	MB90F883C(S), MB90F884C(S)
					30	40	mA	MB90F883B(S)/BH(S), MB90F884B(S)/BH(S)
		_			22	30	mA	MB90882(S)
			Vcc = 3.3 V, Internal 33 MHz operation at normal operation		28	38	mA	MB90F882A(S)
Davis				_	35	45	mA	MB90F883C(S), MB90F884C(S)
Power supply current	Icc			_	40	52	mA	MB90F883BH(S), MB90F884BH(S)
			V 0.0 V		30	40	mA	MB90F882A(S)
			Vcc = 3.3 V, Internal 25 MHz operation,	_	37	47	mA	MB90F883C(S), MB90F884C(S)
			flash write		40	50	mA	MB90F883B(S)/BH(S), MB90F884B(S)/BH(S)
			V 00V		40	52	mA	MB90F882A(S)
			Vcc = 3.3 V, Internal 33 MHz operation,		45	57	mA	MB90F883C(S), MB90F884C(S)
			flash write		50	62	mA	MB90F883BH(S), MB90F884BH(S)

(Continued)

Parameter	Sym-	Din nome	Conditions		Value		Unit	Domostko
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
	Iccs		Vcc = 3.3 V, Internal 25 MHz operation, sleep mode	_	6	12	mA	
	1005	_	Vcc = 3.3 V, Internal 33 MHz operation, sleep mode	_	10	20	mA	
Power supply current	Істѕ	_	Vcc = 3.3 V, Internal 2 MHz, operation, Time-base timer	_	0.25	0.9	mA	
	IccL	_	Vcc = 3.3 V, External 32 kHz, internal 8 kHz operation, sub-operation (T _A = +25 °C)	_	80	200	μΑ	
	IccLs	_	Vcc = 3.3 V, External 32 kHz, Internal 8 kHz operation, sub sleep mode (T _A = +25 °C)	_	50	160	μА	
	Ісст	_	Vcc = 3.3 V, External 32 kHz, internal 8 kHz operation, watch operation (T _A = +25 °C)	_	20	110	μΑ	
	Іссн	_	$T_A = +25$ °C, Stop mode, $V_{CC} = 3.3$ V		15	100	μА	
Input capacitance	Cin	All pins except AVCC, AVSS, VCC, DVCC, VSS, DVSS	AVcc, AVss, Vcc, DVcc, Vss, DVss	_	5	15	pF	

Note: P74 to P76 and P80 to P87 are N-ch open-drain pins with controls and normally used at the CMOS level.

4. AC characteristics


(1) Clock timing ratings


 $(V_{SS} = 0.0 \text{ V}, T_{A} = -40 \, ^{\circ}\text{C to} +85 \, ^{\circ}\text{C})$

Doromotor	Symbol	Pin name	Condi-		Value	(**************************************	Unit	
Parameter	Symbol	Pin name	tions	Min	Тур	Max	Unit	Remarks
			_	3		25		External crystal oscillation
			_	3	_	50		External clock input
			_	4	_	25		PLL1 multiplication
Clock from our	Fcн	X0, X1	_	3	_	16.5	MHz	PLL2 multiplication
Clock frequency			_	3	_	11		PLL3 multiplication
			_	3	_	8.25		PLL4 multiplication
			_	3	_	5.5		PLL6 multiplication
			_	3	_	4.125		PLL8 multiplication
	FcL	X0A, X1A	_		32.768		kHz	
Clock cycle time	tc	X0, X1	_	20	_	333	ns	*1
Clock cycle time	tcL	X0A, X1A	_		30.5	_	μs	
Input clock pulse width	Pwh PwL	X0	_	5			ns	
Imput clock pulse width	Pwlh Pwll	X0A	_		15.2		μs	*2
Input clock rise/fall time	t _{cr} t _{cf}	X0	_			5	ns	External clock in use
Internal operating clock	fср	_	_	1.5	_	33	MHz	*1
frequency	fcpl	_	_	_	8.192		kHz	
Internal operating clock	t cp	_	_	30.3	_	666	ns	*1
cycle time	t CPL				122.1		μs	


^{*1 :} The maximum operating frequency is 25 MHz in MB90F883B (S), MB90F884B (S). The maximum operating frequency is 25 MHz in all models when external bus is in operation.

*2 : Input it at a duty ratio of 50% $\pm 3\%$.






• PLL warranted operating range



- *: The maximum operating frequency of MB90F883B(S),MB90F884B(S) is 25 MHz.
- Notes: Use the fcp at 4 MHz or higher only for PLL1 multiplication.
 For A/D operating frequencies, refer to "5. A/D Converter electrical characteristics".




*: The maximum operating frequency of MB90F883B(S),MB90F884B(S) is 25 MHz.

Setting correspondence for the registers PLLOS, CKSCR between the PLL multiple and the source oscillator clock/internal clock frequencies

PLL multiple	DIV2	PLL2	CS1	CS0	Source oscillator clock	Internal clock
1	0	0	0	0	4 MHz to 25 MHz	4 MHz to 25 MHz
1	1	1	0	0	8 MHz to 25 MHz	8 MHz to 25 MHz
2	0	0	0	1	3 MHz to 12.5 MHz	6 MHz to 25 MHz
2	0	1	0	0	4 MHz to 16.5 MHz	8 MHz to 33 MHz
2	1	0	1	1	6 MHz to 12.5 MHz	12 MHz to 25 MHz
2	1	1	0	1	6 MHz to 16.5 MHz	12 MHz to 33 MHz
3	0	0	1	0	3 MHz to 8.33 MHz	9 MHz to 25 MHz
3	1	1	1	0	6 MHz to 11 MHz	18 MHz to 33 MHz
4	0	0	1	1	3 MHz to 6.25 MHz	12 MHz to 25 MHz
4	0	1	0	1	3 MHz to 8.25 MHz	12 MHz to 33 MHz
4	1	1	1	1	6 MHz to 8.25 MHz	24 MHz to 33 MHz
6	0	1	1	0	3 MHz to 5.5 MHz	18 MHz to 33 MHz
8	0	1	1	1	3 MHz to 4.125 MHz	24 MHz to 33 MHz

AC characteristics are determined using the following measurement reference voltage values.




(2) Clock output timing

(Vss = 0.0 V, T_A =
$$-40$$
 °C to $+85$ °C)

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks	
Parameter	Syllibol	Pili liaille	Conditions	Min	Max	Offic	nemarks	
Cycle time	tcyc	CLK	_	tcp*	_	ns		
			Vcc = 3.0 V to 3.6 V	tcp* / 2 - 15	tcp* / 2 + 15	ns	fcp = 25 MHz	
$CLK\!\!\uparrow \to CLK\!\!\downarrow$	t chcl	CLK	Vcc = 2.7 V to 3.3 V	tcp* / 2 - 20	tcp* / 2 + 20	ns	fcp = 16 MHz	
			Vcc = 2.7 V to 3.3 V	tcp* / 2 - 64	tcp* / 2 + 64	ns	fcp = 5 MHz	

^{*:} tcp is the cycle time for the internal operation clock. Refer to (1) "Clock timing ratings".




(3) Reset input ratings


 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, V_{SS} = 0.0 \text{ V}, T_{A} = -40 \, ^{\circ}\text{C to } +85 \, ^{\circ}\text{C})$

Parameter	Symbol	Pin	Condi-	linit		Condi- Value Unit P		Remarks
Farameter	Syllibol	name	tions	Min	Max) iii	nemarks	
				16 tcp*1		ns	In normal operation	
Reset input time	put time t _{RSTL} RST —	_	Oscillator oscillation time*2 + 100 μs + 16 tcp*1		ms	In sub clock, sub-sleep, watch and stop modes		
			100	_	μs	In time base timer mode		

- *1: tcp is the cycle time for the internal operation clock. Refer to (1) "Clock timing ratings".
- *2 : Oscillator oscillation time is the time to reach 90% amplitude. For a crystal oscillator, this is a few to several tens of ms; for a ceramic oscillator, this is several hundred ms to a few ms, and for an external clock this is 0 ms.



Measurement conditions for AC ratings



C_L: Load capacitance applied to pin during testing

CLK, ALE : C_L = 30 pF AD15 to AD00 (Address, data bus) , \overline{RD} , \overline{WR} , A23 to A00/D15 to D00 : C_L = 30 pF

(4) Power-on ratings (Power-on reset)


 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions -	Va	lue	Unit	Remarks
Parameter	Syllibol	Fili lialile	Conditions	Min	Max	Oille	nemarks
Power rise time	t⊓	VCC		0.05	30	ms	*
Power cutoff time	toff	VCC	_	1	_	ms	For continuous operation

^{*:} During the power rise time, Vcc must be less than 0.2V.

Notes: • The above ratings are values used for power-on reset.

• A power-on reset should be applied by restarting the power supply inside the device.




(5) Bus read timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, Ta = 0 $^{\circ}C$ to +70 $^{\circ}C$, fcp \leq 25 MHz)

Donometer	Cumbal	Din nama	Condi-	Val	ue	Heit	Domonko
Parameter	Symbol	Pin name	tions	Min	Max	Unit	Remarks
				tcp* / 2 – 15	_	ns	16 MHz < fcp ≤ 25 MHz
ALE pulse width	tlhll	ALE	_	tcp* / 2 – 20	_	ns	8 MHz < fc _P ≤ 16 MHz
				t _{CP*} / 2 - 35		ns	$f_{\text{CP}} \leq 8 \; MHz$
Valid address →	tavll	Address,		t _{CP*} / 2 - 17		ns	
ALE↓ time	tavel	ALE		t _{CP*} / 2 - 40	_	ns	$f_{\text{CP}} \leq 8 \; MHz$
$ \text{ALE} \downarrow \rightarrow \\ \text{valid address time} $	tllax	ALE, address		tcp* / 2 – 15		ns	
$\begin{array}{c} \text{valid address} \rightarrow \\ \overline{\text{RD}} \downarrow \text{Time} \end{array}$	tavrl	RD, address	_	tcp* - 25		ns	
Valid address →	tavdv	Address /		_	5 tcp* / 2 - 55	ns	
valid data input	LAVDV	data	_		5 tcp* / 2 - 80	ns	fcp ≤ 8 MHz
RD pulse width	trlrh	RD		3 tcp* / 2 – 25	_	ns	16 MHz < fc _P ≤ 25 MHz
no puise widin	KKKH	ΝD	_	3 tcp* / 2 – 20	_	ns	8 MHz < fc _P ≤ 16 MHz
$\overline{RD}{\downarrow} o$	t RLDV	RD, data			$3 t_{\text{CP}}^* / 2 - 55$	ns	
valid data input	tredv	TID, data	_		3 tcp* / 2 - 80	ns	$f_{\text{CP}} \leq 8 \; MHz$
RD↑→ data hold time	trhdx	RD, data		0		ns	
$\overline{RD}\!\!\uparrow \to ALE\!\!\uparrow time$	t RHLH	RD, ALE	_	tcp* / 2 - 15	_	ns	
$\overline{\text{RD}}\!\!\uparrow \to$ valid address time	trhax	Ad <u>dre</u> ss, RD	_	tcp* / 2 - 10	_	ns	
Valid address → CLK↑ time	t avch	Address, CLK	_	tcp* / 2 – 17	_	ns	
$\overline{RD}\!\!\downarrow \to CLK\!\!\uparrow time$	t RLCH	RD, CLK	_	tcp* / 2 – 17	_	ns	
$ALE \downarrow \rightarrow \overline{RD} \downarrow time$	turl	RD, ALE	_	tcp* / 2 - 15	_	ns	

^{*:} tcp is the cycle time for the internal operation clock. Refer to (1) "Clock timing ratings".




(6) Bus write timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, Ta = 0 °C to +70 °C, fcp \leq 25 MHz)

Parameter	Symbol	Pin name	Condi-	Valu	ie	Unit	Remarks
Parameter	Syllibol	Fill Hallie	tions	Min	Max	Oilit	neiliai ks
Valid address $ ightarrow \overline{WR} \downarrow$ time	tavwl	Ad <u>dre</u> ss, WR	_	tcp* - 15	_	ns	
WR pulso width	twww	WR	_	3 tcp* / 2 – 25	_	ns	16 MHz < fc _P ≤ 25 MHz
WR pulse width	LVVLVVH	(WRL, WRH)	_	3 tcp* / 2 – 20	_	ns	8 MHz < fcP ≤ 16 MHz
Valid data output $ ightarrow \overline{WR} \uparrow$ time	tоvwн	Data, WR	_	3 tcp* / 2 – 15	_	ns	
	t whdx	WR, data	_	10	_	ns	16 MHz < fcp ≤ 25 MHz
$\overline{\mathrm{WR}}\!\!\uparrow o \mathrm{data}$ hold time				20		ns	8 MHz < fcp ≤ 16 MHz
				30	_	ns	fcp ≤ 8 MHz
$\overline{\rm WR}\!\!\uparrow ightarrow { m valid}$ address time	twhax	WR, address		tcp* / 2 - 10		ns	
$\overline{WR}\!\!\uparrow \to ALE\!\!\uparrow time$	twhlh	WR, ALE	_	tcp* / 2 - 15		ns	
$\overline{\text{WR}} \downarrow \rightarrow \text{CLK} \uparrow \text{ time}$	twlch	WR, CLK		tcp* / 2 - 17		ns	


^{*:} tcp is the cycle time for the internal operation clock. Refer to (1) "Clock timing ratings".



(7) Ready input timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, Ta = 0 °C to +70 °C, fcp \leq 25 MHz)

Parameter	Symbol	Pin name	Conditions	Val	lue	Unit	Remarks
Farameter	Syllibol	Fili lialile	Conditions	Min	Max	Oilit	nemarks
RDY setup time	t ryhs	RDY	_	35	_	ns	
Tibi setup time	LHYHS		_	70	_	ns	fcp = 8 MHz
RDY hold time	tпунн		_	0		ns	




(8) Hold timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, Ta = 0 $^{\circ}C$ to +70 $^{\circ}C$, fcp \leq 25 MHz)

Parameter	Symbol	Pin name	Conditions	Va	Unit	
raiailletei	Зупьог	Pili lialile	Conditions	Min	Min Max	
$\begin{array}{c} \text{Pin floating} \rightarrow \overline{\text{HAK}} \downarrow \\ \text{time} \end{array}$	txhal	HAK	_	30	tcp*	ns
$\overline{HAK}{\downarrow} o valid \; pin \; time$	thahv	HAK		tcp*	2 tcp*	ns

 $^{^{\}star}$: tcP is the cycle time for the internal operation clock. Refer to (1) "Clock timing ratings".

Note: It takes one or more cycles from when the HRQ pin is read to when $\overline{\text{HAK}}$ changes.




(9) Multi-function serial timing (UART, SIO)

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit
Faranielei	Syllibol	Fili lialile	Conditions	Min	Max	Oilit
Serial clock cycle time	tscyc	_		4 tcp*2	_	ns
$UCK\!\!\downarrow \to UO$ delay time	tslov	_	Internal shift clock mode	-50	+50	ns
Valid UI → UCK↑	tıvsн	_	output pin : C∟*¹ = 80 pF + 1 TTL	50	_	ns
$UCK^{\uparrow} \to valid \; UI \; hold \; time$	t shix	_		0	_	ns
Serial clock "H" pulse width	t shsl	_		2 tcp*2	_	ns
Serial clock "L" pulse width	t slsh	_	External shift clock mode	2 tcp*2	_	ns
$UCK\!\!\downarrow \to UO$ delay time	tslov	_	output pin :	_	50	ns
Valid UI → UCK↑	tıvsн	_	C _L *1 = 80 pF + 1 TTL	50	_	ns
$UCK^{\uparrow} \to valid \; UI \; hold \; time$	t shix	_		50	_	ns

^{*1 :} C_L is the load capacitance applied to pins during testing.

Note: The above AC characteristics are for CLK synchronous mode operation.



^{*2 :} tcp is the cycle time for the internal operation clock. Refer to (1) "Clock timing ratings".

(10) Multi-function serial timing (I²C)

a. Master mode operation

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$)


Parameter	Symbol	Condi-	Standa	rd mode	High-spec	ed mode*3	Unit
Farameter	Symbol	tions	Min	Max	Min	Max	Offic
SCL clock frequency	fscL		0	100	0	400	kHz
SCL clock "L" width	tLOW	R=1kΩ	4.7	_	1.3	_	μs
SCL clock "H" width	tніgн		4.0	_	0.6	_	μs
Bus-free time between "stop" condition and "start" condition	tBUS		4.7	_	1.3	_	μs
Repeat "start" condition setup time $SCL^{\uparrow} \rightarrow SDA^{\downarrow}$	t susta		4.7	_	0.6	_	μs
(Repeat) "start" condition hold time SDA $\downarrow \to$ SCL \downarrow	t hdsta	C=50pF*4	4.0	_	0.6	_	μs
"Stop" condition setup time $SCL^{\uparrow} \rightarrow SDA^{\uparrow}$	tsusто		4.0	_	0.6	_	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t hddat		2tcp*1	_	2tcp*1	_	μs
Data setup time $SDA\downarrow\uparrow\to SCL\uparrow$	t sudat		250	_	100*2	_	ns

b. Slave mode operation

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Cymbol	Condi-	Standar	d mode	High-spee	ed mode *3	Unit
Parameter	Symbol	tions	Min	Max	Min	Max	Offic
SCL clock frequency	fscL		0	100	0	400	kHz
SCL clock "L" width	tLOW	R=1kΩ	4.7		1.3	_	μs
SCL clock "H" width	tніgн		4.0	_	0.6	_	μs
Bus-free time between "stop" condition and "start" condition	tsus		4.7	_	1.3	_	μs
Repeat "start" condition setup time $SCL^{\uparrow} \rightarrow SDA^{\downarrow}$	t susta		4.7	_	0.6	_	μs
(Repeat) "start" condition hold time $SDA \downarrow \rightarrow SCL \downarrow$	t HDSTA	C=50pF*4	4.0	_	0.6	_	μs
"Stop" condition setup time $SCL^{\uparrow} \rightarrow SDA^{\uparrow}$	tsusто		4.0	_	0.6	_	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	thddat		2tcp*1		2tcp*1	_	μs
Data setup time $SDA\downarrow\uparrow\to SCL\uparrow$	tsudat		250	_	100*2	_	ns

- *1: tcp is the cycle time for the internal operation clock. Refer to (1) "Clock timing ratings".
- *2: The high-speed mode I²C bus device can be used in a standard mode I²C bus system. However, the device must satisfy the required condition "tsudat ≥ 250 ns". If the device does not extend the "L" period of the SCL signal, the succeeding data must be output to the SDA line before a period of 1250 ns (the maximum time of SDA/SCL rise + tsudat) in which the SCL line is open.
- *3: Set the internal operation clock to 6MHz or higher when using this over 100kHz.
- *4: "R" and "C" are the pull-up resistance and load capacitance of the SCL/SDA lines.




(11) Timer input timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Conditions	Val	Unit		
raiailletei	Syllibol	Fill liallie	Conditions	Min	Max	— Onit	
Input pulse width	tтıwн tтıwL	IN0, IN1, TIO0 to TIO3	_	4 tcp*		ns	


^{*:} tcp is the cycle time for the internal operation clock. Refer to (1) "Clock timing ratings".



(12) Timer output timing

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

		(1 10 0.0 1, 100			,
Parameter	Symbol	Pin name	Conditions	Value		Unit
Parameter	Syllibol	Fill Hallie	Conditions	Min	Max	Oilit
CLK↑ → change time PPG0 to PPG7 change time OUT0 to OUT5 change time	tто	PPG0 to PPG7, OUT0 to OUT5, TIO0 to TIO3	Load condition : 80 pF	30	_	ns




(13) Trigger input timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, TA = -40 $^{\circ}$ C to +85 $^{\circ}$ C)

Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks	
Farameter Symbol Fin ham		Filitialile	Conditions	Min	Max	Oilit	nemarks	
Input pulse width		ADTG,		5 tcp*	_	ns	In normal operation	
Input puise width	t trgl	IRQ0 to IRQ7		1	_	μs	In stop mode	

^{*:} tcp is the cycle time for the internal operation clock. Refer to (1) "Clock timing ratings".




(14) Chip select output timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, $T_A = -40$ °C to +85 °C, fcp \leq 25 MHz)

Parameter	Symbol	Pin name	Conditions	Valu	Unit	
raiametei	Symbol Fill hame		Conditions	Min	Max	Oilit
	tsvrl	CS0 to CS3, RD	_	tcp* / 2 – 7	_	ns
	tsvwL	<u>CS0 to CS3,</u> WRH, WRL	_	tcp* / 2 – 7	_	ns
$\overline{\overline{RD}}\!\!\uparrow \to Chip$ select output valid time	t RHSV	RD, CS0 to CS3	_	tcp* / 2 – 17	_	ns
$\overline{ m WR} \!\! \uparrow ightarrow ightarrow m Chip select output valid time$	twnsv	WRH, WRL, CS0 to CS3	_	tcp* / 2 – 17	_	ns

^{*:} tcp is the cycle time for the internal operation clock. Refer to (1) "Clock timing ratings".



Note: The chip select output signal changes simultaneously due to the internal bus configuration; therefore, this may generate a bus wait. AC cannot be warranted between the ALE output signal and the chip select output signal.

5. A/D converter electrical characteristics

(Vcc = AVcc = 2.7 V to 3.6 V, Vss = AVss = 0.0 V, 2.7 V \leq AVRH, T_A = -40 $^{\circ}$ C to +85 $^{\circ}$ C)


Doromotor	Cumbal	Pin		Unit	Domorko		
Parameter	Symbol	name	Min	Standard	Max	Unit	Remarks
Resolution	_	_	_	_	10	bit	
Total error	_	_	_	_	±3.0	LSB	
Linear error	_	_	_	_	±2.5	LSB	
Differential linear error	_		_	_	±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN19	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V	
Full-scale transition voltage	V _{FST}	AN0 to AN19	AVRH – 3.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	٧	
Sampling time	tsмр	_	1.2	_	_	μs	*1
Compare time	t cmp	_	1.8	_	_	μs	*1
Conversion time	tcnv	_	3.0	_	_	μs	*1
Analog port input current	lain	AN0 to AN19	- 3.0	_	+ 3.0	μА	
Analog input voltage	Vain	AN0 to AN19	AVss	_	AVRH	V	
Reference voltage	_	AVRH	AVss + 2.2	_	AVcc	V	
Cupply ourrent	lΑ	AVCC	_	1.9	3.7	mA	
Supply current	Іан	AVCC	_	_	5*²	μΑ	
Reference voltage	IR	AVRH	_	520	720	μΑ	
supply current I _{RH} AVRH		_	_	5 ^{*2}	μΑ		
Inter-channel variation	_	AN0 to AN19	_	_	4	LSB	


^{*1 :} Time per channel

^{*2 :} Current when the A/D converter is not in operation and the CPU is stopped (Vcc = AVcc = AVRH = 3.0 V)

• External impedance and sampling time for analog input

This is an A/D converter with a sample hold function. If high external impedance is preventing it from securing sufficient sampling time, a sufficient analog voltage will not be charged in the internal sample hold capacitor, affecting the accuracy of the A/D conversion. In order to satisfy the A/D conversion accuracy specifications, adjust the register values and operating frequency or decrease the external impedance so that the sampling time becomes longer than the minimum value, based on the relationship between the external impedance and the minimum sampling time. If a sufficient sampling time cannot be secured, connect a capacitor with a capacitance of approximately $0.1~\mu F$ to the analog input pin.





• Errors :

As | AVRH—AVss | decreases, the absolute error increases.

6. Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.

Non linearity : Deviation between a line across zero-transition line ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") error and full-scale transition line ("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111") and actual conversion

characteristics.


Differential linearity error


 $: \ \ Deviation \ of input \ voltage, which \ is \ required \ for \ changing \ output \ code \ by \ 1 \ LSB, from \ an \ ideal$

value.

Total error : Difference between an actual value and a theoretical value. A total error includes zero tran-

sition error, full-scale transition error, and linear error.





• Flash memory write/erase characteristics


Parameter	Conditions	Value			Unit	Remarks	
Farameter	Conditions	Min	Standard	Max	Oilit	nemarks	
Sector erase time			0.9	3.6	s	Excludes internal write time before erase operation.	
Chip erase time	$T_A = +25 ^{\circ}C,$ $V_{CC} = 3.0 V$		6.2	_	s	Excludes internal write time before erase operation.	
Word (16-bit width) write time			23	_	μs	Excludes overhead time at system level.	
Number of write/erase cycles	_	10000	_		cycle		
Flash memory data hold time	Average T _A = +85 °C	100000	_	_	h	*	


^{*:} Value converted from the evaluation result of technology reliability (The Arrhenius equation is used to convert the high-temperature high-speed test result into the average temperature + 85 °C.)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F882APF MB90F883BPF MB90F883BHPF MB90F883CPF MB90F884BPF MB90F884CPF MB90F884CPF MB90F882ASPF MB90F883BSPF MB90F883BHSPF MB90F883CSPF MB90F884BSPF MB90F884BSPF MB90F884BSPF MB90F884BSPF MB90F884CSPF MB90882SPF	100-pin plastic QFP (FPT-100P-M06)	Products with S-suffix: Single clock product (without sub clock) Products without S-suffix: Dual clock product (with sub clock)
MB90F882APMC MB90F883BPMC MB90F883BHPMC MB90F883CPMC MB90F884BPMC MB90F884BHPMC MB90F884CPMC MB90F882PMC MB90F882SPMC MB90F882SPMC MB90F883BSPMC MB90F883BSPMC MB90F883BSPMC MB90F884BHSPMC MB90F884BSPMC MB90F884BHSPMC MB90F884BHSPMC MB90F884CSPMC MB90F884CSPMC MB90F884CSPMC	100-pin plastic LQFP (FPT-100P-M20)	Products with S-suffix: Single clock product (without sub clock) Products without S-suffix: Dual clock product (with sub clock)
MB90V880A-101CR-ES MB90V880A-102CR-ES	299-pin ceramic PGA (PGA-299C-A01)	Evaluation product 101: Single clock product (without sub clock) 102: Dual clock product (with sub clock)


■ PACKAGE DIMENSIONS






Please check the latest Package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)






Please check the latest Package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
45	■ ELECTRICAL CHARACTERISTICS	· · · · · · · · · · · · · · · · · · ·
	2. Recommended operating conditions	ing temperature" to the table.
	4. AC characteristics	Changed the footnote *1.
	(1) Clock timing ratings	"Observe the operating voltage with care.
		The maximum operating frequency is 25 MHz in MB90F883B(S),
		MB90F884B (S)."
50		\rightarrow
		"The maximum operating frequency is 25 MHz in MB90F883B(S), MB90F884B (S).
		The maximum operating frequency is 25 MHz in all models when
		external bus is in operation."
73	■ ORDERING INFORMATION	Deleted the part number:
'		MB90F882SPF

The vertical lines marked in the left side of the page show the changes.







FUJITSU MICROELECTRONICS LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department