#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to DGND and V <sub>DD</sub> to AGND	0.3V, +6V
Vss to DGND and Vss to AGND	6V, +0.3V
V <sub>DD</sub> to V <sub>SS</sub>	0.3V, +12V
AGND to DGND	0.3V, +0.3V
Digital Input Voltage to DGND	0.3V, (V <sub>DD</sub> + 0.3V)
REFIN	( $V_{SS}$ - 0.3V), ( $V_{DD}$ + 0.3V)
REFOUT to AGND	0.3V, (V <sub>DD</sub> + 0.3V)
RFB	( $V_{SS}$ - 0.3V), ( $V_{DD}$ + 0.3V)
BIPOFF	(Vss - 0.3V), (V <sub>DD</sub> + 0.3V)
Vour (Note 1)	V <sub>SS</sub> , V <sub>DD</sub>
Continuous Current, Any Pin	20mA, +20mA

Note 1: The output may be shorted to VDD, Vss, or AGND if the package power dissipation limit is not exceeded.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS—Single +5V Supply**

 $(V_{DD} = +5V \pm 10\%, V_{SS} = 0V, AGND = DGND = 0V, REFIN = 2.048V (external), RFB = BIPOFF = VOUT (MAX531), C_{REFOUT} = 33 \mu F (MAX531), R_L = 10 k\Omega, C_L = 100 pF, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE						I
Resolution	N		12			Bits
Relative Accuracy (Note 2)	INII	MAX53_AC/E			±0.5	LCD
	INL	MAX53_BC/E			±1	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic			±1	LSB
Unipolar Offset Error	Vos	MAX53C/E	0		8	LSB
Unipolar Offset Tempco	TCVos			3		ppm/°C
Gain Error (Note 2)	GE	MAX53C/E			±1	LSB
Gain-Error Tempco				1		ppm/°C
Power-Supply Rejection Ratio (Note 3)	PSRR	4.5V ≤ V <sub>DD</sub> ≤ 5.5V		0.4	1	LSB/V
VOLTAGE OUTPUT (VOUT)			1			
Output Valtage Dange		MAX531 (G = $+1$ ), MAX538	0		V <sub>DD</sub> - 2	V
Output Voltage Range		MAX531 (G = $+2$ ), MAX539	0		V <sub>DD</sub> - 0.4	V
Output Load Regulation		VOUT = $2V$ , $R_L = 2k\Omega$			1	LSB
Short-Circuit Current	I <sub>SC</sub>			12		mA
REFERENCE INPUT (REFIN)	•					
Voltage Range			0		V <sub>DD</sub> - 2	V
Input Resistance		Code dependent, minimum at code 555 hex	40			kΩ
Input Capacitance		Code dependent (Note 4)	10		50	pF
AC Feedthrough		REFIN = 1kHz, 2Vp-p		-80		dB

2 \_\_\_\_\_\_*NIXIM* 

## **ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)**

 $(V_{DD} = +5V \pm 10\%, V_{SS} = 0V, AGND = DGND = 0V, REFIN = 2.048V \ (external), RFB = BIPOFF = VOUT \ (MAX531), C_{REFOUT} = 33 \mu F \ (MAX531), R_L = 10 k\Omega, C_L = 100 pF, T_A = T_{MIN} \ to \ T_{MAX}, unless \ otherwise \ noted.)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
REFERENCE OUTPUT (REFOUT	—MAX531 on	ly)		1			
			$T_A = +25^{\circ}C$	2.024	2.048	2.072	
Reference Output Voltage		V <sub>DD</sub> = 5.0V	MAX531BC	2.017		2.079	V
			MAX531BE	2.013		2.083	
T	T-0	MAX531AC/AE/AM/E	BM		30	50	ppm/°C
Temperature Coefficient	TCREFOUT	MAX531BC/BE			30		
Resistance	RREFOUT	(Note 5)			0.5	2	Ω
Power-Supply Rejection Ratio	PSRR	$4.5V \le V_{DD} \le 5.5V$				300	μV/V
Noise Voltage	en	0.1Hz to 10kHz			400		μVp-p
Minimum Required External Capacitor	CMIN			3.3			μF
DIGITAL INPUTS (DIN, SCLK, C	S, CLR)						1
Input High	VIH			2.4			V
Input Low	VIL					0.8	V
Input Current	liN	VIN = 0V or VDD				±1	μΑ
Input Capacitance	CIN				8		pF
DIGITAL OUTPUT (DOUT)	1	1		I .			
Output High	VoH	ISOURCE = 2mA		V <sub>DD</sub> - 1			V
Output Low	Vol	ISINK = 2mA				0.4	V
DYNAMIC PERFORMANCE	•	•		1			
Voltage-Output Slew Rate	SR	T <sub>A</sub> = +25°C		0.15	0.25		V/µs
Voltage-Output Settling Time		To ±1/2LSB, VOUT =	: 2V		25		μs
Digital Feedthrough		$\overline{\text{CS}} = V_{\text{DD}}, \text{DIN} = 100$			5		nV-s
Signal-to-Noise plus Distortion	SINAD	REFIN = 1kHz, 2Vp-r code = FFF hex	G = +1  or  +2),		68		dB
POWER SUPPLY		1					•
Positive Supply Voltage	V <sub>DD</sub>			4.5		5.5	V
Power-Supply Current	lee	All inputs = $0V$ or $V_{DD}$ ,	MAX531		260	400	
Power-Supply Current	IDD	output = no load	MAX538, MAX539		140	300	- μA
SWITCHING CHARACTERISTICS	S						
CS Setup Time	tcss			20			ns
SCLK Fall to CS Fall Hold Time	tCSH0			15			ns
SCLK Fall to CS Rise Hold Time	tCSH1			0			ns
SCLK High Width	tсн			35			ns
SCLK Low Width	t <sub>CL</sub>			35			ns
DIN Setup Time	t <sub>DS</sub>			45			ns
DIN Hold Time	tDH			0			ns
DOUT Valid Propagation Delay	t <sub>DO</sub>	C <sub>L</sub> = 50pF				80	ns
CS High Pulse Width	tcsw	,		20			ns
CLR Pulse Width	tclr			25			ns
CS Rise to SCLK Rise Setup Time	t <sub>CS1</sub>			50			ns

MIXIM

### **ELECTRICAL CHARACTERISTICS—Dual Supplies (MAX531 Only)**

 $(V_{DD} = +5V \pm 10\%, V_{SS} = -5V \pm 10\%, AGND = DGND = 0V, REFIN = 2.048V \text{ (external)}, RFB = BIPOFF = VOUT, C_{REFOUT} = 33 \mu F, R_L = 10 k\Omega, C_L = 100 pF, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.)}$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Resolution	N			12			Bits
Dolativo Acquirocy	INL	Tested at V <sub>DD</sub> = 5V,	MAX531AC/E			±0.5	LCD
Relative Accuracy	IINL	$V_{SS} = -5V$	MAX531BC/E			±1	LSB
Differential Nonlinearity	DNL	Guaranteed monotonio				±1	LSB
Bipolar Offset Error	Vos	BIPOFF = REFIN, MAX	(531_C/E			±8	LSB
Bipolar Offset Tempco	TCVos	BIPOFF = REFIN			3		ppm/°C
Gain Error (Unipolar or Bipolar)	GEU	MAX531_C/E				±1	LSB
Gain-Error Tempco					1		ppm/°C
Power-Supply Rejection Ratio (Note 3)	PSRR	$4.5V \le V_{DD} \le 5.5V$ , -5.!	5V ≤ V <sub>SS</sub> ≤ -4.5V		0.4	1	LSB/V
REFERENCE INPUT (REFIN)		I.					
Voltage Range				V <sub>SS</sub> + 2		V <sub>DD</sub> - 2	V
Input Resistance		Code dependent, mini	mum at code 555 hex	40			kΩ
Input Capacitance		Code dependent (Note	e 4)	10		50	pF
AC Feedthrough		REFIN = 1kHz, 2.0Vp-	p		-80		dB
REFERENCE OUTPUT (REFOU	Г—МАХ531	only)		1			
			TA = +25°C	2.024	2.048	2.072	
Reference Output Voltage		$V_{DD} = 5.0V$	MAX531BC	2.017		2.079	] v
			MAX531BE	2.013		2.083	
Temperature Coefficient	TC <sub>REFOUT</sub>	MAX531AC/AE/AM/BN	1		30	50	ppm/°C
remperature Coemcient	REFOUT	MAX531BC/BE			30		ррпи С
Resistance	RREFOUT	(Note 5)			0.5	2	Ω
Power-Supply Rejection Ratio	PSRR	$4.5V \le V_{DD} \le 5.5V$				300	μV/V
Noise Voltage	en	0.1Hz to 10kHz			400		µVp-р
Minimum Required External Capacitor	C <sub>MIN</sub>			3.3			μF
DIGITAL INPUTS (DIN, SCLK, C	S)	I					
Input High	VIH			2.4			V
Input Low	VIL					0.8	V
Input Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub>				±1	μΑ
Input Capacitance	CIN				8		pF
DIGITAL OUTPUT (DOUT)	1	ı		_1			
Output High	Voн	ISOURCE = 2mA		V <sub>DD</sub> - 1			V
Output Low	VoL	I <sub>SINK</sub> = 2mA				0.4	V

4 \_\_\_\_\_\_ *MIXIM* 

## **ELECTRICAL CHARACTERISTICS—Dual Supplies (MAX531 Only) (continued)**

 $(V_{DD}=+5V\pm10\%, V_{SS}=-5V\pm10\%, AGND=DGND=0V, REFIN=2.048V$  (external), RFB = BIPOFF = VOUT,  $C_{REFOUT}=33\mu F$ ,  $R_{L}=10k\Omega$ ,  $C_{L}=100pF$ ,  $T_{A}=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
VOLTAGE OUTPUT (VOUT)			'			
Output Valtage Dange		MAX531 (G = +1)	V <sub>SS</sub> + 2		V <sub>DD</sub> - 2	V
Output Voltage Range		MAX531 ( $G = +2$ )	Vss + 0.4		V <sub>DD</sub> - 0.4	V
Output Load Regulation		VOUT = 2V, $R_L = 2k\Omega$			1	LSB
Short-Circuit Current	I <sub>SC</sub>			12		mA
DYNAMIC PERFORMANCE	•				'	
Voltage-Output Slew Rate	SR		0.15	0.25		V/µs
Voltage-Output Settling Time		To ±1/2LSB, VOUT = 2V		25		μs
Digital Feedthrough		Step 000 hex to FFF hex		5		nV-s
Signal-to-Noise plus Distortion	SINAD	REFIN = $1kHz$ , $2Vp-p$ , $(G = +1)$		68		dB
Signal-to-Noise plus Distortion	SINAD	REFIN = $1kHz$ , $2Vp-p$ , $(G = +2)$		68		uБ
POWER SUPPLY					•	
Positive Supply Voltage	V <sub>DD</sub>		4.5		5.5	V
Negative Supply Voltage	Vss		-5.5		0	V
Positive Supply Current	IDD	All inputs = 0V or V <sub>DD</sub> , no load		260	400	μΑ
Negative Supply Current	I <sub>SS</sub>	All inputs = 0V or V <sub>DD</sub> , no load		-120	-200	μΑ
SWITCHING CHARACTERISTIC	S					
CS Setup Time	tcss		20			ns
SCLK Fall to CS Fall Hold Time	tCSH0		15			ns
SCLK Fall to $\overline{\text{CS}}$ Rise Hold Time	tCSH1		0			ns
SCLK High Width	tch		35			ns
SCLK Low Width	tcL		35			ns
DIN Setup Time	t <sub>DS</sub>		45			ns
DIN Hold Time	t <sub>DH</sub>		0			ns
DOUT Valid Propagation Delay	tDO	$C_L = 50pF$			80	ns
CS High Pulse Width	tcsw		20			ns
CLR Pulse Width	tCLR		25			ns
CS Rise to SCLK Rise Setup Time	t <sub>CS1</sub>		50			ns

Note 2: In single-supply operation, INL and GE calculated from code 11 to code 4095. Tested at V<sub>DD</sub> = +5V.


Note 3: This specification applies to both gain-error power-supply rejection ratio and offset-error power-supply rejection ratio.

Note 4: Guaranteed by design.

Note 5: Tested at I<sub>OUT</sub> = 100μA. The reference can typically source up to 5mA (see *Typical Operating Characteristics*).

## Typical Operating Characteristics


( $V_{DD} = +5V$ ,  $V_{REFIN} = 2.048V$ ,  $T_A = +25$ °C, unless otherwise noted.)




## Typical Operating Characteristics (continued)

 $(V_{DD} = +5V, V_{REFIN} = 2.048V, T_A = +25$ °C, unless otherwise noted.)

#### **MAX531** GAIN AND PHASE vs. FREQUENCY 20 RFB CONNECTED TO AGND (G=2) RFB CONNECTED TO VOUT (G=1) GAIN 10 PHASE (degrees) GAIN (dB) -10 -20 -180 -30 800 100 FREQUENCY (kHz)




#### DIGITAL FEEDTHROUGH




CS = HIGH A: DIN = 4Vp-p, 100kHz B: VOUT, 10mV/div

#### **NEGATIVE SETTLING TIME (MAX531)**



V<sub>DD</sub> = ±5V, V<sub>REFIN</sub> = 2V, BIPOLAR CONFIGURATION A: CS RISING EDGE, 5V/div B: VOUT, NO LOAD, 1V/div

#### **POSITIVE SETTLING TIME (MAX531)**



 $V_{DD}$  = ±5V,  $V_{REFIN}$  = 2V, BIPOLAR CONFIGURATION A:  $\overline{CS}$  RISING EDGE, 5V/div B: VOUT, NO LOAD, 1V/div

MIXKIN

#### Pin Description

Р	IN		FUNCTION
MAX531	MAX538 MAX539	NAME	FUNCTION
1	_	BIPOFF	Bipolar Offset/Gain Resistor
2	1	DIN	Serial Data Input
3	_	CLR	Clear. Asynchronously sets DAC register to 000 hex.
4	2	SCLK	Serial Clock Input
5	3	CS	Chip Select, active low
6	4	DOUT	Serial Data Output for daisy-chaining
7	_	DGND	Digital Ground
8	5	AGND	Analog Ground
9	6	REFIN	Reference Input
10	_	REFOUT	Reference Output, 2.048V
11	_	V <sub>SS</sub>	Negative Power Supply
12	7	VOUT	DAC Output
13	8	V <sub>DD</sub>	Positive Power Supply
14		RFB	Feedback Resistor

### \_Detailed Description

#### General DAC Discussion

The MAX531/MAX538/MAX539 use an "inverted" R-2R ladder network with a single-supply CMOS op amp to convert 12-bit digital data to analog voltage levels (see *Functional Diagram*). The term "inverted" describes the ladder network because the REFIN pin in current-output DACs is the summing junction, or virtual ground, of an op amp. However, such use would result in the output voltage being the inverse of the reference voltage. The MAX531/MAX538/MAX539's topology makes the output the same polarity as the reference input.

An internal reset circuit forces the DAC register to reset to 000 hex on power-up. Additionally, a clear CLR pin, when held low, sets the DAC register to 000 hex. CLR operates asynchronously and independently from the chip-select (CS) pin.

#### **Buffer Amplifier**

The output buffer is a unity-gain stable, rail-to-rail output, BiCMOS op amp. Input offset voltage and CMRR are trimmed to achieve better than 12-bit performance. Settling time is 25µs to 0.01% of final value. The settling time is considerably longer when the DAC code is initially set to 000 hex, because at this code the op amp is completely debiased. Start from code 001 hex if necessary. The output is short-circuit protected and can drive a  $2k\Omega$  load with more than 100pF load capacitance.




Figure 1. Timing Diagram

8 \_\_\_\_\_\_ *NIXI/*N




Figure 2. Reference Noise vs. Frequency

#### Internal Reference (MAX531 only)

The on-chip reference is lesser trimmed to generate 2.048V at REFOUT. The output stage can source and sink current, so REFOUT can settle to the correct voltage quickly in response to code-dependent loading changes. Typically, source current is 5mA and sink current is 100µA.

REFOUT connects the internal reference to the R-2R DAC ladder at REFIN. The R-2R ladder draws 50µA maximum load current. If any other connection is made to REFOUT, ensure that the total load current is less than 100µA to avoid gain errors.

For applications requiring very low-noise performance, connect a 33 $\mu$ F capacitor from REFOUT to AGND. If noise is not a concern, a lower value capacitor (3.3 $\mu$ F min) may be used. To reduce noise further, insert a buffered RC filter between REFOUT and REFIN (Figure 2). The reference bypass capacitor, CREFOUT, is still required for reference stability. In applications not requiring the reference, connect REFOUT to VDD or use the MAX538 or MAX539 (no internal reference).

#### **External Reference**

An external reference in the range (Vss + 2V) to (VDD - 2V) may be used with the MAX531 in dual-supply operation. With the MAX538/MAX539 or the MAX531 in single-supply use, the reference must be positive and may not exceed VDD - 2V. The reference voltage determines the DAC's full-scale output. The DAC input resistance is code dependent and is minimum (40k $\Omega$ ) at code 555 hex and virtually infi-

nite at code 000 hex. REFIN's input capacitance is also code dependent and has a 50pF maximum value at several codes. Because of the code-dependent nature of reference input impedances, a high-quality, low-output-impedance amplifier (such as the MAX480 low-power, precision op amp) should be used.

If an upgrade to the internal reference is required, the 2.5V MAX873A is suitable:  $\pm 15$ mV initial accuracy, TCVouT = 7ppm/°C (max).

#### Logic Interface

The MAX531/MAX538/MAX539 logic inputs are designed to be compatible with TTL or CMOS logic levels. However, to achieve the lowest power dissipation, drive the digital inputs with rail-to-rail CMOS logic. With TTL logic levels, the power requirement increases by a factor of approximately 2.

#### Serial Clock and Update Rate

Figure 1 shows the MAX531/MAX538/MAX539 timing. The maximum serial clock rate is given by 1 / ( $t_{CH} + t_{CL}$ ), approximately 14MHz. The digital update rate is limited by the chip-select period, which is 16 x ( $t_{CH} + t_{CL}$ ) +  $t_{CSW}$ . This equals a 1.14 $\mu$ s, or 877kHz, update rate. However, the DAC settling time to 12 bits is 25 $\mu$ s, which may limit the update rate to 40kHz for full-scale step transitions.

## \_Applications Information

Refer to Figures 3a and 3b for typical operating connections.

#### Serial Interface

The MAX531/MAX538/MAX539 use a three-wire serial interface that is compatible with  $SPI^{TM}$ ,  $QSPI^{TM}$  (CPOL = CPHA = 0), and  $Microwire^{TM}$  standards as shown in Figures 4 and 5. The DAC is programmed by writing two 8-bit words (see Figure 1 and the *Functional Diagram*). Sixteen bits of serial data are clocked into the DAC MSB first with the MSB preceded by four fill (dummy) bits. The four dummy bits are not normally needed. They are required **only** when DACs are daisy-chained. Data is clocked in on SCLK's rising edge while  $\overline{CS}$  is low. The serial input data is held in a 16-bit serial shift register. On  $\overline{CS}$ 's rising edge, the 12 least significant bits are transferred to the DAC register and update the DAC. With  $\overline{CS}$  high, data cannot be clocked into the MAX531/MAX538/MAX539.

The MAX531/MAX538/MAX539 input data in 16-bit blocks. The SPI and Microwire interfaces output data in 8-bit blocks, thereby requiring two write cycles to input data to the DAC. The QSPI interface allows variable data input from eight to 16 bits, and can be loaded into the DAC in one write cycle.

SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.






Figure 3a. MAX531 Typical Operating Circuit

#### **Daisy-Chaining Devices**

The serial output, DOUT, allows cascading of two or more DACs. The data at DIN appears at DOUT, delayed by 16 clock cycles plus one clock width. For low power, DOUT is a CMOS output that does not require an external pull-up resistor. DOUT does **not** go into a high-impedance state when  $\overline{\text{CS}}$  is high. DOUT changes on SCLK's falling edge when  $\overline{\text{CS}}$  is low. When  $\overline{\text{CS}}$  is high, DOUT remains in the state of the last data bit.

Any number of MAX531/MAX538/MAX539 DACs can be daisy-chained by connecting the DOUT of one device to the DIN of the next device in the chain. For proper timing, ensure that  $t_{CL}$  ( $\overline{CS}$  low to SCLK high) is greater than  $t_{DO}$  +  $t_{DS}$ .

#### **Unipolar Configuration**

The MAX531 is configured for a gain of +1 (0V to VREFIN unipolar output) by connecting BIPOFF and RFB to VOUT (Figure 6). The converter operates from either single or dual supplies in this configuration. See Table 1 for the DAC-latch contents (input) vs. the analog VOUT (output). In this range, 1LSB = VREFIN (2-12). The MAX538 is internally configured for unipolar gain = +1 operation.

A gain of +2 (0V to 2V<sub>REFIN</sub> unipolar output) is set up by connecting BIPOFF to AGND and RFB to VOUT (Figure 7). Table 2 shows the DAC-latch contents vs. VOUT. The MAX531 operates from either single or dual




Figure 3b. MAX538/MAX539 Typical Operating Circuit

supplies in this mode. In this range, 1LSB =  $(2)(V_{REFIN})$   $(2^{-12}) = (V_{REFIN})(2^{-11})$ . The MAX539 is internally configured for unipolar gain = +2 operation.

### Bipolar Configuration

A bipolar range is set up by connecting BIPOFF to REFIN and RFB to VOUT, and operating from dual  $(\pm5V)$  supplies (Figure 8). Table 3 shows the DAC-latch contents (input) vs. VOUT (output). In this range, 1LSB =  $V_{REFIN}$  (2-11).

#### Four-Quadrant Multiplication

The MAX531 can be used as a four-quadrant multiplier by connecting BIPOFF to REFIN and RFB to VOUT, using (1) an offset binary digital code, (2) bipolar power supplies, using dual power supplies, and (3) a bipolar analog input at REFIN within the range VSS + 2V to VDD - 2V, as shown in Figure 9.

In general, a 12-bit DAC's output is (D) (VREFIN) (G), where "G" is the gain (+1 or +2) and "D" is the binary representation of the digital input divided by  $2^{12}$  or 4096. This formula is precise for unipolar operation. However, for bipolar, offset binary operation, the MSB is really a polarity bit. No resolution is lost, as there are the same number of steps. The output voltage, however, has been shifted from a range of, for example, 0V to 4.096V (G = +2) to a range of -2.048V to +2.048V.

Keep in mind that when using the DAC as a four-quadrant multiplier, the scale is skewed. Negative full scale is -VREFIN, while positive full scale is +VREFIN - 1LSB.

10 \_\_\_\_\_\_\_ /V|X|/V|




Figure 4. Microwire Connection




Figure 6. Unipolar Configuration (0V to +2.048V Output)

# Table 1. Unipolar Binary Code Table (0V to VREFIN Output), Gain = +1

	INPUT		OUTPUT
1111	1111	1111	$(V_{REFIN})\frac{4095}{4096}$
1000	0000	0001	(V <sub>REFIN</sub> ) $\frac{2049}{4096}$
1000	0000	0000	$(V_{REFIN})\frac{2048}{4096} = +V_{REFIN} / 2$
0111	1111	1111	$(V_{REFIN})\frac{2047}{4096}$
0000	0000	0001	(V <sub>REFIN</sub> ) 1/4096
0000	0000	0000	OV




Figure 5. SPI/QSPI Connection




Figure 7. Unipolar Configuration (0V to +4.096V Output)

# Table 2. Unipolar Binary Code Table (0V to 2VREFIN Output), Gain = +2

	INPUT		OUTPUT
1111	1111	1111	+2 (V <sub>REFIN</sub> ) $\frac{4095}{4096}$
1000	0000	0001	+2 (V <sub>REFIN</sub> ) $\frac{2049}{4096}$
1000	0000	0000	$+2 \text{ (V}_{\text{REFIN}}) \frac{2048}{4096} = +\text{V}_{\text{REFIN}}$
0111	1111	1111	+2 (V <sub>REFIN</sub> ) $\frac{2047}{4096}$
0000	0000	0001	+2 (V <sub>REFIN</sub> ) 1/4096
0000	0000	0000	OV




Figure 8. Bipolar Configuration (-2.048V to +2.048V Output)

## Single-Supply Linearity

As with any amplifier, the MAX531/MAX538/MAX539's output buffer can be positive or negative. When the offset is positive, it is easily accounted for (Figure 10). However, when the offset is negative, the buffer output cannot follow linearly when there is no negative supply. In that case, the amplifier output (VOUT) remains at ground until the DAC voltage is sufficient to overcome the offset and the output becomes positive.

Normally, linearity is measured after accounting for zero error and gain error. Since, in single-supply operation, the actual value of a negative offset is unknown, it cannot be accounted for during test. Additionally, the output buffer amplifier exhibits a nonlinearity near-zero output when operating with a single supply. To account for this nonlinearity in the MAX531/MAX538/MAX539, linearity and gain error are measured from code 11 to code 4095. The output buffer's offset and nonlinear behavior do not affect monotonicity, and these DACs are guaranteed monotonic starting with code zero. In dual-supply operation, linearity and gain error are measured from code 0 to 4095.

#### Power-Supply Bypassing and Ground Management

Best system performance is obtained with printed circuit boards that use separate analog and digital ground planes. Wire-wrap boards are not recommended. The two ground planes should be connected together at the low-impedance power-supply source.

Table 3. Bipolar (Offset Binary) Code Table (-VREFIN to +VREFIN Output)

	INPUT		ОИТРИТ
1111	1111	1111	(+V <sub>REFIN</sub> ) $\frac{2047}{2048}$
1000	0000	0001	(+V <sub>REFIN</sub> ) 1/2048
1000	0000	0000	OV
0111	1111	1111	(-V <sub>REFIN</sub> ) 1/2048
0000	0000	0001	(-V <sub>REFIN</sub> ) $\frac{2047}{2048}$
0000	0000	0000	$(-V_{REFIN})\frac{2048}{2048} = -V_{REFIN}$

DGND and AGND should be connected together at the chip. For the MAX531 in single-supply applications, connect Vss to AGND at the chip. The best ground connection may be achieved by connecting the DAC's DGND and AGND pins together and connecting that point to the system analog ground plane. If the DAC's DGND is connected to the system digital ground, digital noise may get through to the DAC's analog portion.

Bypass  $V_{DD}$  (and  $V_{SS}$  in dual-supply mode) with a 0.1 $\mu$ F ceramic capacitor, connected between  $V_{DD}$  and AGND (and between  $V_{SS}$  and AGND). Mount with short leads close to the device. Ferrite beads may also be used to further isolate the analog and digital power supplies.

Figures 11a and 11b illustrate the grounding and bypassing scheme described.

#### Saving Power

When the DAC is not being used by the system, minimize power consumption by setting the appropriate code to minimize load current. For example, in bipolar mode, with a resistive load to ground, set the DAC code to mid-scale (Table 3). If there is no output load, minimize internal loading on the reference by setting the DAC to all 0s (on the MAX531, use CLR). Under this condition, REFIN is high impedance and the op amp operates at its minimum quiescent current. Due to these low current levels, the output settling time for an input code close to 0 typically increases to 60µs (no more than 100µs).

12 \_\_\_\_\_\_ // // XI/VI




Figure 9. MAX531 Connected as Four-Quadrant Multiplier. The unused REFOUT is connected to V<sub>DD</sub>.




Figure 10. Single-Supply Offset

# AC Considerations Digital Feedthrough

High-speed serial data at any of the digital input or output pins may couple through the DAC package and cause internal stray capacitance to appear at the DAC output as noise, even though  $\overline{\text{CS}}$  is held high (see *Typical Operating Characteristics*). This digital feedthrough is tested by holding  $\overline{\text{CS}}$  high, transmitting 555 hex from DIN to DOUT.

#### Analog Feedthrough

Because of internal stray capacitance, higher frequency analog input signals may couple to the output as shown in the Analog Feedthrough vs. Frequency graph in the *Typical Operating Characteristics*. It is tested by holding CS high, setting the DAC code to all 0s, and sweeping RFFIN




Figure 11. Power-Supply Bypassing




### \_Ordering Information (continued)


PART	TEMP. RANGE	PIN-PACKAGE	ERROR (LSB)
MAX531AEPD	-40°C to +85°C	14 Plastic DIP	±1/2
MAX531BEPD	-40°C to +85°C	14 Plastic DIP	±1
MAX531AESD	-40°C to +85°C	14 SO	±1/2
MAX531BESD	-40°C to +85°C	14 SO	±1
MAX538ACPA	0°C to +70°C	8 Plastic DIP	±1/2
MAX538BCPA	0°C to +70°C	8 Plastic DIP	±1
MAX538ACSA	0°C to +70°C	8 SO	±1/2
MAX538BCSA	0°C to +70°C	8 SO	±1
MAX538BC/D	0°C to +70°C	Dice*	±1
MAX538AEPA	-40°C to +85°C	8 Plastic DIP	±1/2
MAX538BEPA	-40°C to +85°C	8 Plastic DIP	±1
MAX538AESA	-40°C to +85°C	8 SO	±1/2
MAX538BESA	-40°C to +85°C	8 SO	±1
MAX539ACPA	0°C to +70°C	8 Plastic DIP	±1/2
MAX539BCPA	0°C to +70°C	8 Plastic DIP	±1
MAX539ACSA	0°C to +70°C	8 SO	±1/2
MAX539BCSA	0°C to +70°C	8 SO	±1
MAX539BC/D	0°C to +70°C	Dice*	±1
MAX539AEPA	-40°C to +85°C	8 Plastic DIP	±1/2
MAX539BEPA	-40°C to +85°C	8 Plastic DIP	±1
MAX539AESA	-40°C to +85°C	8 SO	±1/2
MAX539BESA	-40°C to +85°C	8 SO	±1

<sup>\*</sup>Dice are specified at  $T_A = +25$ °C only.

## \_\_Pin Configurations (continued)




## Chip Topography



( ) ARE FOR MAX531 ONLY.

TRANSISTOR COUNT: 922 SUBSTRATE CONNECTED TO  $V_{\mbox{\scriptsize DD}}$ 

### Package Information



E1 0.240 0.310

L 0.115 0.150

0.400

e 0.100

eA|0.300

6.10

2.54

7.62

2.92

7.87

\_\_\_

10.16


3.81

- NOTES:
  1. D&E DO NOT INCLUDE MOLD FLASH
  2. MOLD FLASH OR PROTRUSIONS NOT
  TO EXCEED .15mm (.006')
- IU EXCLEU JORM (UU6')
  3. CONTROLLING DIMENSION: MILLIMETER
  4. MEETS JEDEC MS001-XX AS SHOWN
  IN ABOVE TABLE
  5. SIMILIAR TO JEDEC MO-058AB
  6. N = NUMBER OF PINS

∥PACKAGE FAMILY OUTLINE: PDIP .300″ 21-0043 A



### Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1997 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.