# **BLOCK DIAGRAM**




Figure 1. HI-8596 Block Diagram

# HI-8596

# **PIN DESCRIPTIONS**

Table 2. Pin Descriptions

Pin	Function	Description
SLP INPUT		Output slew rate control. High selects ARINC 429 high-speed. Low selects ARINC 429 low-speed.
TX0IN	INPUT	Data input zero
TX1IN	INPUT	Data input one
V <sub>DD</sub>	POWER	+3.3V power supply
GND	POWER	Ground supply
V <sub>DD2+</sub>	OUTPUT	Voltage doubler positive output (~6.6V for 3.3V supply)
CP+	ANALOG	$V_{\tiny{DD2+}}$ flyback capacitor, $C_{\tiny{FLY}}$ ; positive terminal
CP-	ANALOG	V <sub>DD2+</sub> flyback capacitor, C <sub>FLY</sub> ; negative terminal
$V_{_{\mathrm{DD2}}}$	OUTPUT	Voltage doubler negative output (~ -6.6V for 3.3V supply)
CN+	ANALOG	$V_{\tiny{DD2-}}$ flyback capacitor, $C_{\tiny{FLY}}$ ; positive terminal
CN-	ANALOG	$V_{\tiny{DD2-}}$ flyback capacitor, $C_{\tiny{FLY}}$ ; negative terminal
TXAOUT	OUTPUT	ARINC high output with 37.5 Ohms series resistance
AMPA	OUTPUT	ARINC high output with 5 Ohms series resistance
TXBOUT	OUTPUT	ARINC low output with 37.5 Ohms series resistance
AMPB	OUTPUT	ARINC low output with 5 Ohms series resistance

#### **FUNCTIONAL DESCRIPTION**

Figure 1 is a block diagram of the line driver. The HI-8596 requires only a single +3.3V power supply. An integrated inverting / non-inverting voltage doubler generates the rail voltages (±6.6V) which are then used to produce the ±5V ARINC-429 output levels.

The internal dual polarity charge pump circuit requires four external capacitors, two for each polarity generated by the doubler. CP+ and CP- connect the external charge transfer or "fly" capacitor,  $C_{\rm FLY}$ , to the positive portion of the doubler, resulting in twice  $V_{\rm DD}$  at the  $V_{\rm DD2+}$  pin. An output "hold" capacitor,  $C_{\rm OUT}$ , is placed between  $V_{\rm DD2+}$  and GND.  $C_{\rm OUT}$  should be ten times the size of  $C_{\rm FLY}$ . The inverting or negative portion of the converter works in a similar fashion, with  $C_{\rm FLY}$  and  $C_{\rm OUT}$  placed between CN+ / CN- and  $V_{\rm DD2-}$  / GND respectively.

Currents for slope control are set by on-chip resistors.

The TX0IN and TX1IN inputs receive logic signals from a control transmitter chip such as the HI-3584. TXAOUT and TXBOUT hold each side of the ARINC bus at Ground until one of the inputs becomes a One. If for example TX1IN goes high, a charging path is enabled to

5V on an "A" side internal capacitor while the "B" side is enabled to -5V. The charging current is selected by the SLP pin. If the SLP pin is high, the capacitor is nominally charged from 10% to 90% in  $1.5\mu s$ . If SLP is low, the rise and fall times are  $10\mu s$ .

A unity gain buffer receives the internally generated slopes and differentially drives the ARINC line. Current is limited by the series output resistors at each pin. There are no fuses at the outputs of the HI-8596.

The HI-8596 has 37.5 ohms in series with each TXOUT output and 5 ohms in series with each AMP output. The AMP outputs are for applications where external series resistance is required, typically for lightning protection devices. Holt Application Note AN-300 describes suitable lightning protection schemes.

Tri-stateable outputs allow multiple line drivers to be connected to the same ARINC 429 bus. Setting TX1IN and TX0IN both to a logic "1" puts the outputs in the high-impedance state.

### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltages	
V <sub>DD</sub>	+5V
Junction Temperature (T <sub>JMAX</sub> )	175°C
Solder Temperature (reflow)	260°C
Storage Temperature	-65°C to +150°C

#### Note: HEAT SINK on QFN PACKAGE

The HI-8596 driver is available in a small-footprint, thermally enhanced QFN (chip-scale) package. This package includes an electrically isolated metal heat sink located on the bottom surface of the device. This heat sink should be soldered down to the printed circuit board for optimum thermal dissipation.

# RECOMMENDED OPERATING CONDITIONS

Supply Voltages
V <sub>DD</sub> +3.0V to +3.6V
Temperature Range
Industrial Screening40°C to +85°C
Hi-Temp Screening55°C to +125°C

NOTE: Stresses above absolute maximum ratings or outside recommended operating conditions may cause permanent damage to the device. These are stress ratings only. Operation at the limits is not recommended.

## **ELECTRICAL CHARACTERISTICS**

#### Table 3. DC Electrical Characteristics

 $V_{DD}$  = +3.3V,  $T_{A}$  = Operating Temperature Range (unless otherwise stated)

Parameters	Symbol	Test Conditions	Min	Тур	Max	Units
Input Voltage (TX1IN, TX0IN, SLP)						
High	V <sub>IH</sub>		2.0	-	-	V
Low	V <sub>IL</sub>		-	-	0.3V <sub>DD</sub>	V
Input Current (TX1IN, TX0IN, SLP)						
Source	I <sub>IH</sub>	$V_{IN} = 0V$	-	-	0.1	μA
Sink	I <sub>IL</sub>	$V_{IN} = 3.3V$ , $73k\Omega$ pulldown	-	45		μΑ
ARINC Output Voltage (Differential)						
one	V <sub>DIFF1</sub>	no load; TXAOUT - TXBOUT	9	10	11	V
zero	V <sub>DIFF0</sub>	no load; TXAOUT - TXBOUT	-11	-10	-9	V
null	$V_{DIFFN}$	no load; TXAOUT - TXBOUT	-0.5	0	0.5	V
ARINC Output Voltage (Ref. to GND)						
one or zero	V <sub>DOUT</sub>	no load & magnitude at pin	4.5	5.0	5.5	V
null	V <sub>NOUT</sub>	no load	-0.25	0	0.25	V
Operating Supply Current		SLP = V <sub>DD</sub>				
No load	I <sub>DDNL</sub>	TX1IN & TX0IN = 0V	-	28	40	mA
Max. Load	I <sub>DDL</sub>	100kHz, 400Ω load	-	65	-	mA
ARINC Outputs Shorted	I <sub>DDS</sub>	See Note 1	-	165	-	mA
Power Dissipation in device <sup>2</sup>		SLP = V <sub>DD</sub>				
No load	P <sub>DDNL</sub>	TX1IN & TX0IN = 0V	-	93	132	mW
Max. Load (AMPA to AMPB)	P <sub>DDLA</sub>	100kHz, 400 $\Omega$ load $^3$	-	186	-	mW
Max. Load (TXAOUT to TXBOUT)	P <sub>DDLT</sub>	100kHz, 400Ω load	-	215	-	mW
ARINC Outputs Shorted (AMP outputs)	P <sub>DDSA</sub>	See Note 1	-	304	-	mW
ARINC Outputs Shorted (TXOUT outputs)	P <sub>DDST</sub>	See Note 1		445	-	mW
ARINC Output Impedance	Z <sub>out</sub>					
TXOUT pins				37.5		Ohms
AMP pins				5		Ohms
ADING Quitaut Tri State Quireart		TX0IN = TX1IN = V <sub>DD</sub>	1.0		110	
ARINC Output Tri-State Current	l <sub>oz</sub>	-5.75V < V <sub>OUT</sub> < +5.75V	-1.0	0	+1.0	μΑ
A PINIC Output Tri State Valtage	\/	TX0IN = TX1IN = V <sub>DD</sub>	E 7E		15.75	
ARINC Output Tri-State Voltage	V <sub>oz</sub>	-1.0μA < I <sub>OUT</sub> < +1.0μA	-5.75		+5.75	V

**Note 1:** TXAOUT and/or TXBOUT shorted to each other or ground. AMPA and/or AMPB shorted to each other or ground (assumes external resistors are connected to AMPA and AMPB to comply with ARINC 429 37.5 Ohm output resistance requirement).

Note 2: Estimate junction temperature using Theta JC or Theta JA values available on Holt's website, www.holtic.com.  $T_J \le T_{JMAX}$ .

Note 3: In addition, external resistors are connected to AMPA and AMPB to comply with ARINC 429 37.5 Ohm output resistance requirement

Table 4. Converter Characteristics

 $V_{\rm DD}$  = +3.3V,  $T_{\rm A}$  = Operating Temperature Range (unless otherwise stated)

Parameters	Symbol	Test Conditions	Min	Тур	Max	Units
Start-up transient (V+, V-)	t <sub>start</sub>		-	-	10	ms
Operating Switching Frequency	$f_{sw}$		-	650	-	kHz
Worst case maximum voltage doubler output	$V_{\text{DD2+(max)}}$	V <sub>DD</sub> = 3.6V. T = -55°C. Open load.			6.93	V
DC/DC convertor capacitor recon	nmendations.					
For optimum performance use ty	pical (not min	.) values. For EMC compliance	e, see A	N-135.		
Ratio of bulk storage to fly-back capacitors	$\rm C_{OUT} / \rm C_{FLY}$		2.2	10		
Fly-back capacitor (Recommend ceramic, preferably multilayer, dielectric XR7 caps, 10V min.).	$\mathbf{C}_{FLY}$ $\mathbf{C}_{FLY(ESR)}$	$C_{OUT} / C_{FLY} >= 10$ [0.5, 1.0]Mhz	1.0	4.7	- 500	μF mΩ
Bulk storage capacitor (Recommend ceramic, preferably multilayer, dielectric XR7 caps, 10V min.).	${\rm C_{OUT}} \\ {\rm C_{OUT(ESR)}}$	C <sub>OUT</sub> / C <sub>FLY</sub> >= 10 [0.5, 1.0]Mhz	2.2	47	- 300	μF mΩ
By-pass capacitor (Recommend ceramic cap, 10V min.).	C <sub>SUPPLY</sub>	C <sub>SUPPLY</sub> >= C <sub>OUT</sub> (conne	ect from	V <sub>DD</sub> to	GND)	

#### Table 5. AC Electrical Characteristics

 $V_{\rm DD}$  = +3.3V,  $T_{\rm A}$  = Operating Temperature Range (unless otherwise stated)

Parameters	Symbol	Test Conditions	Min	Тур	Max	Units
Line Driver Propogation Delay		defined in Figure 2, no load				
Output high to low	t <sub>phlx</sub>		-	500	-	ns
Output low to high	t <sub>plhx</sub>		-	500	-	ns
Line Driver Transition Times						
High Speed		SLP = V <sub>DD</sub>				
Output high to low	t <sub>fx</sub>		1.0	1.5	2.0	μs
Output low to high	t <sub>rx</sub>		1.0	1.5	2.0	μs
Low Speed		SLP = GND				
Output high to low	t <sub>fx</sub>		5.0	10.0	15.0	μs
Output low to high	t <sub>rx</sub>		5.0	10.0	15.0	μs
Input Capacitance (Logic) <sup>1</sup>	C <sub>IN</sub>		-	-	10	pF
Output Capacitance (Tri-state)¹	C <sub>OUT</sub>	TX0IN = TX1IN = V <sub>DD</sub>	-	-	10	pF

Note 1: Guaranteed but not tested




Figure 2. Line Driver Timing

## **ORDERING INFORMATION**

# HI - 8596<u>Px x x</u> (Plastic)

PART NUMBER	LEAD FINISH
Blank	Tin / Lead (Sn / Pb) Solder
F	100% Matte Tin (Pb-free, RoHS compliant)

PART NUMBER	TEMPERATURE RANGE	FLOW	BURN IN
I	-40°C to +85°C	I	No
Т	-55°C to +125°C	Т	No
М	-55°C to +125°C	М	Yes

PART NUMBER	PACKAGE DESCRIPTION	LEAD FINISH
8596PS	16 PIN PLASTIC SMALL OUTLINE - NB SOIC (16HN)	Solder
8596PC	16 PIN PLASTIC QFN (16PCS)	Solder


# HI - 8596<u>CD x</u> (Ceramic)


$\left\{ \right.$	PART NUMBER	TEMPERATURE RANGE	FLOW	BURN IN	LEAD FINISH
	I	-40°C to +85°C	1	No	Gold (Pb-free, RoHS compliant)
	Т	-55°C to +125°C	Т	No	Gold (Pb-free, RoHS compliant)
	М	-55°C to +125°C	М	Yes	Tin / Lead (Sn / Pb) Solder

PART NUMBER	PACKAGE DESCRIPTION
8596CD	16 PIN CERAMIC SIDE BRAISED DIP (16C)

## **ADDITIONAL PIN CONFIGURATIONS**

**NOTE:** All power and ground pins <u>must</u> be connected.







# HI-8596

# **REVISION HISTORY**

Revision	Date	Description of Change
DS8596, Rev. NEW	11/10/10	Initial Release
Rev. A	11/11/10	Clarified connection of heat sink and updated some electrical parameters ( $V_{IH}$ , $V_{IL}$ , $f_{sw}$ ). Added operating supply current at full load ( $I_{DDL}$ ).
Rev. B	7/14/11	Updated supply voltage range. Corrected dimensions on QFN heat sink. Added voltage limits for Tri-state output current.
Rev. C	5/21/12	Update DC/DC converter capacitor requirements in Table 4. Add spec for maximum tri-state output voltage.
Rev. D	11/9/12	Clarify DC/DC converter capacitor requirements in Table 4. Updated Solder Temperature (reflow) to 260°C. Added ARINC output short-circuit current.
Rev. E	12/11/12	Clarify operating supply current for shorted ARINC outputs.
Rev. F	01/27/14	Update SOIC-16 and QFN-16 package drawings.
Rev. G	07/24/14	Correct converter caps ESR values to be maximum instead of minimum.
Rev. H	01/08/15	Delete Max. Power Dissipation in Absolute Maximum Ratings table. Add Max. Junction Temperature to table. Add Device Power Dissipation to DC Electrical Characteristics in Table 3. Recommend ceramic converter caps only (no tantalum) in "Converter Characteristics". Correct typo in ceramic DIP package ordering info. Update QFN package description from PCS1 to PCS.
Rev. I	07/22/15	Clarify Load condition for Power Dissipation in DC Electrical Characteristics in Table 3.
Rev. J	07/29/16	"Table 3. DC Electrical Characteristics": change $V_{_{IH}}$ to 2.0V min. Correct input current pull down from 7.34 k $\Omega$ to 73 k $\Omega$ .
Rev. K	09/02/2021	Correct typo on SLP pin polarity for High Speed / Low Speed in "Table 5. AC Electrical Characteristics".

## **PACKAGE DIMENSIONS**






# 16-PIN CERAMIC SIDE-BRAZED DIP

## inches (millimeters)

Package Type: 16C



BSC = "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)