TABLE OF CONTENTS

Features]
Applications	1
Functional Block Diagram	
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
±5 V Dual Supply	3
12 V Single Supply	4
5 V Single Supply	5
3.3 V Single Supply	E
REVISION HISTORY	

Continuous Current per Channel, S or D	7
Absolute Maximum Ratings	3
ESD Caution	3
Pin Configurations and Function Descriptions)
Typical Performance Characteristics)
Test Circuits	3
Terminology	5
Outline Dimensions	7
Ordering Guide	7

3/16—Rev. A to Rev. B

Changed CP-16-13 to CP-16-26	. Throughout
Changes to Figure 2, Figure 3, and Table 7	9
Updated Outline Dimensions	17
Changes to Ordering Guide	17

9/09—Rev. 0 to Rev. A

Changes to On Resistance (R_{ON}) Parameter, On Resistance Match Between Channels (ΔR_{ON}) Parameter, and On Resistance Flatness (R_{FLATON}) Parameter, Table 4......6

1/09—Revision 0: Initial Version

SPECIFICATIONS

±5 V DUAL SUPPLY

 V_{DD} = +5 V \pm 10%, V_{SS} = -5 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 1.

ANALOG SWITCH Analog Signal Range On Resistance (RoN) On Resistance Match Between Channels (ΔRoN) On Resistance Flatness (R _{FLAT(ON)})	1 1.2 0.04 0.08 0.2	1.4	V _{DD} to V _{SS}	V Ω typ	$V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA; see Figure 22}$
On Resistance (RoN) $ \\ On Resistance \ Match \ Between \ Channels \ (\Delta RoN) \\ On Resistance \ Flatness \ (R_{FLAT(ON)}) $	1.2 0.04 0.08 0.2			Ωtyp	V ₅ = ±4.5 V I ₅ = =10 mA ₂ con Figure 22
On Resistance Match Between Channels (ΔR_{ON}) On Resistance Flatness ($R_{FLAT(ON)}$)	1.2 0.04 0.08 0.2		1.6		$V_{c} = \pm 4.5 \text{ V} \cdot I_{c} = -10 \text{ m/s} \cos 6 \text{ Figure 33}$
On Resistance Flatness (R _{FLAT(ON)})	0.04 0.08 0.2		1.6		$v_5 - \underline{r}_4.5 v_7 i_5 - \underline{r}_{10} inA;$ see rigure 22
On Resistance Flatness (R _{FLAT(ON)})	0.08 0.2	0.09		Ω max	$V_{DD} = \pm 4.5 \text{ V}, V_{SS} = \pm 4.5 \text{ V}$
	0.2	0.09		Ωtyp	$V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA}$
			0.1	Ω max	
EAKAGE CURRENTS				Ωtyp	$V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA}$
EAKAGE CURRENTS	0.25	0.29	0.34	Ω max	·
					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 23}$
	±0.2	±1	±8	nA max	, , , , , , , , , , , , , , , , , , , ,
Drain Off Leakage, I _D (Off)	±0.1			nA typ	$V_S = \pm 4.5 \text{V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 23}$
2.a 2 20aage, 15 (2)	±0.2	±2	±16	nA max	
Channel On Leakage, ID, IS (On)	±0.2	- -		nA typ	$V_S = V_D = \pm 4.5 \text{ V}$; see Figure 24
enamer on zeamage, is, is (on,	±0.4	±2	±16	nA max	13 18 = 1.5 1, see 1.1gu. e = 1.
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.005		0.0	μA typ	$V_{IN} = V_{GND}$ or V_{DD}
input current, fine of fine	0.003		±0.1	μA max	VIII — VGND OI VDD
Digital Input Capacitance, C _{IN}	8		Ξ0.1	pF typ	
DYNAMIC CHARACTERISTICS ¹				p. typ	
Transition Time, trransition	150			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
Transition Time, transition	278	336	376	ns max	$V_S = 2.5 \text{ V}$; see Figure 29
ton (EN)	116	330	370	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
ton (LIV)	146	166	177	ns max	$V_s = 2.5 \text{ V}$; see Figure 31
t _{OFF} (EN)	186	100	177	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
COFF (LIV)	234	277	310	ns max	$V_s = 2.5 \text{ V}$; see Figure 31
Break-Before-Make Time Delay, t _D	50	2//	310	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
bleak-before-wake fifthe belay, to	30		28.5	ns min	$V_{S1} = V_{S2} = 2.5 \text{ V}$; see Figure 30
Charge Injection	140		20.5	pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see Figure 3}$
Off Isolation	70			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF, f} = 1 \text{ MHz}$;
					see Figure 25
Channel-to-Channel Crosstalk	70			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 27
Total Harmonic Distortion + Noise (THD + N)	0.007			% typ	$R_L = 110 \Omega$, 5 V p-p, f = 20 Hz to 20 kHz; see Figure 28
–3 dB Bandwidth	15			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 26
C _s (Off)	63			pF typ	$V_s = 0 \text{ V}, f = 1 \text{ MHz}$
C _D (Off)	270			pF typ	$V_s = 0 V, f = 1 MHz$
C_D , C_S (On)	360			pF typ	$V_s = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
I _{DD}	0.001		4.0	μA typ	Digital inputs = 0 V or V _{DD}
V_{DD}/V_{SS}			1.0 ±3.3/±8	μA max V min/max	

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

12 V SINGLE SUPPLY

 V_{DD} = 12 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH	25 C	+03 C	+123 C	Oilit	rest conditions/comments
Analog Signal Range			0 V to V _{DD}	V	
On Resistance (Ron)	0.95		0 1 10 100	Ωtyp	$V_s = 0 \text{ V to } 10 \text{ V}, I_s = -10 \text{ mA}; \text{ see Figure } 22$
of hesistance (non)	1.1	1.25	1.45	Ω max	$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On Resistance Match Between Channels (ΔR _{ON})	0.03	5		Ωtyp	$V_S = 10 \text{ V}, I_S = -10 \text{ mA}$
(= -0.1y	0.06	0.07	0.08	Ω max	
On Resistance Flatness (R _{FLAT(ON)})	0.2			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -10 \text{ mA}$
,	0.23	0.27	0.32	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 23}$
	±0.2	±1	±8	nA max	
Drain Off Leakage, I _D (Off)	±0.1			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 23}$
	±0.2	±2	±16	nA max	
Channel On Leakage, ID, IS (On)	±0.2			nA typ	$V_S = V_D = 1 \text{ V or } 10 \text{ V}$; see Figure 24
	±0.4	±2	±16	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.001			μA typ	$V_{IN} = V_{GND}$ or V_{DD}
			±0.1	μA max	
Digital Input Capacitance, C _{IN}	8			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, t _{TRANSITION}	100			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	161	192	220	ns max	V _s = 8 V; see Figure 29
ton (EN)	80			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	95	104	111	ns max	$V_s = 8 \text{ V}$; see Figure 31
t _{OFF} (EN)	144			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	173	205	234	ns max	$V_s = 8 \text{ V}$; see Figure 31
Break-Before-Make Time Delay, t _D	25			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			18	ns min	$V_{S1} = V_{S2} = 8 \text{ V}$; see Figure 30
Charge Injection	125			pC typ	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see Figure 32}$
Off Isolation	70			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 25
Channel-to-Channel Crosstalk	70			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 27
Total Harmonic Distortion + Noise	0.013			% typ	$R_L = 110 \Omega$, 5 V p-p, f = 20 Hz to 20 kHz; see Figure 28
–3 dB Bandwidth	19			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 26
C _s (Off)	60			pF typ	$V_S = 6 V, f = 1 MHz$
C_D (Off)	270			pF typ	$V_S = 6 V, f = 1 MHz$
C_D , C_S (On)	350			pF typ	$V_{S} = 6 V, f = 1 MHz$
POWER REQUIREMENTS		_			V _{DD} = 12 V
I _{DD}	0.001			μA typ	Digital inputs = 0 V or V _{DD}
			1	μA max	
I _{DD}	230			μA typ	Digital inputs = 5 V
			360	μA max	-
V_{DD}			3.3/16	V min/max	

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

5 V SINGLE SUPPLY

 V_{DD} = 5 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH	25°C	+85°C	+125°C	Unit	lest Conditions/Comments
			01/4-1/	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Analog Signal Range	1.7		$0 V to V_{DD}$	V	V 0V4-45VI 10A
On Resistance (R _{ON})	1.7	2.4	2.7	Ωtyp	$V_S = 0 \text{ V to } 4.5 \text{ V, } I_S = -10 \text{ mA; see Figure } 22$
	2.15	2.4	2.7	Ω max	$V_{DD} = 4.5 \text{ V}, V_{SS} = 0 \text{ V}$
On Resistance Match Between Channels (ΔR_{ON})	0.05			Ωtyp	$V_S = 0 \text{ V to } 4.5 \text{ V, } I_S = -10 \text{ mA}$
	0.09	0.12	0.15	Ω max	
On Resistance Flatness (R _{FLAT(ON)})	0.4			Ω typ	$V_S = 0 \text{ V to } 4.5 \text{ V, } I_S = -10 \text{ mA}$
	0.53	0.55	0.6	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 5.5 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, I _s (Off)	±0.05			nA typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V}; \text{ see Figure 23}$
	±0.2	±1	±8	nA max	
Drain Off Leakage, I _D (Off)	±0.05			nA typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V}; \text{ see Figure 23}$
	±0.2	±2	±16	nA max	
Channel On Leakage, ID, Is (On)	±0.1			nA typ	$V_S = V_D = 1 \text{ V or } 4.5 \text{ V; see Figure } 24$
	±0.4	±2	±16	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			8.0	V max	
Input Current, I _{INL} or I _{INH}	0.001			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C _{IN}	8			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, trransition	175			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	283	337	380	ns max	V _s = 2.5 V; see Figure 29
t _{ON} (EN)	135			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	174	194	212	ns max	$V_S = 2.5 \text{ V}$; see Figure 31
t _{OFF} (EN)	228			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	288	342	385	ns max	$V_S = 2.5 \text{ V}$; see Figure 31
Break-Before-Make Time Delay, t _D	30			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
,,,			21	ns min	$V_{S1} = V_{S2} = 2.5 \text{ V}$; see Figure 30
Charge Injection	70			pC typ	$V_S = 2.5 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 3.
Off Isolation	70			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 25
Channel-to-Channel Crosstalk	70			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 27
Total Harmonic Distortion + Noise	0.09			% typ	R _L = 110 Ω , f = 20 Hz to 20 kHz, V _S = 3.5 V p-r see Figure 28
–3 dB Bandwidth	16			MHz typ	See Figure 28 $R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 26
C _s (Off)	70			pF typ	$V_S = 2.5 \text{ V}, f = 1 \text{ MHz}$
C _D (Off)	300			pF typ	$V_S = 2.5 \text{ V}, f = 1 \text{ MHz}$
C _D , C _S (On)	400			pF typ	$V_S = 2.5 \text{ V}, f = 1 \text{ MHz}$
POWER REQUIREMENTS	1.00			P. 9P	$V_{DD} = 5.5 \text{ V}$
1 O TY LITTLE CONTENTED				_	
lpp.	0.001			IIA tvo	1 Digital inputs $= 0.00$ or V_{22}
IDD	0.001		1	μΑ typ μΑ max	Digital inputs = 0 V or V_{DD}

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

3.3 V SINGLE SUPPLY

 V_{DD} = 3.3 V, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 4.

Parameter	25°C	−40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0VtoV_{DD}$	V	
On Resistance (R _{ON})	3.2	3.4	3.6	Ωtyp	$V_S = 0 \text{ V to V}_{DD}$, $I_S = -10 \text{ mA}$, $V_{DD} = 3.3 \text{ V}$, $V_{SS} = 0 \text{ V}$; see Figure 22
On Resistance Match Between Channels (ΔR _{ON})	0.06	0.07	0.08	Ωtyp	$V_{S} = 0 \text{ V to } V_{DD}, I_{S} = -10 \text{ mA}$
On Resistance Flatness (R _{FLAT(ON)})	1.2	1.3	1.4	Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 3.6 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.02			nA typ	$V_S = 0.6 \text{ V/3 V}, V_D = 3 \text{ V/0.6 V}; \text{ see Figure 23}$
	±0.25	±1	±8	nA max	_
Drain Off Leakage, ID (Off)	±0.02			nA typ	$V_S = 0.6 \text{ V/3 V}, V_D = 3 \text{ V/0.6 V}; \text{ see Figure 23}$
	±0.25	±2	±16	nA max	
Channel On Leakage, ID, Is (On)	±0.05			nA typ	$V_S = V_D = 0.6 \text{ V or 3 V; see Figure 24}$
-	±0.6	±2	±16	nA max	_
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.001			μA typ	$V_{IN} = V_{GND}$ or V_{DD}
·			±0.1	μA max	
Digital Input Capacitance, C _{IN}	8			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, trransition	280			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	460	526	575	ns max	V _s = 1.5 V; see Figure 29
ton (EN)	227			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	308	332	346	ns max	V _s = 1.5 V; see Figure 31
t _{OFF} (EN)	357			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	480	549	601	ns max	V _s = 1.5 V; see Figure 31
Break-Before-Make Time Delay, t _D	25			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
			20	ns min	$V_{S1} = V_{S2} = 1.5 \text{ V}$; see Figure 30
Charge Injection	60			pC typ	$V_S = 1.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure } 32$
Off Isolation	70			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 25
Channel-to-Channel Crosstalk	70			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 27
Total Harmonic Distortion + Noise	0.15			% typ	$R_L = 110 \Omega$, $f = 20 Hz$ to $20 kHz$, $V_S = 2 V p-p$; see Figure 28
–3 dB Bandwidth	15			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 26
C _s (Off)	76			pF typ	V _S = 1.5 V, f = 1 MHz
C _D (Off)	316			pF typ	$V_S = 1.5 \text{ V, } f = 1 \text{ MHz}$
C_D , C_S (On)	420			pF typ	$V_S = 1.5 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = 3.6 \text{ V}$
IDD	0.001			μA typ	Digital inputs = 0 V or V_{DD}
		1.0	1.0	μA max	
V_{DD}			3.3/16	V min/max	

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

CONTINUOUS CURRENT PER CHANNEL, S OR D

Table 5.

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, S OR D				
$V_{DD} = +5 \text{ V}, V_{SS} = -5 \text{ V}$				
TSSOP ($\theta_{JA} = 150.4$ °C/W)	315	189	95	mA maximum
LFCSP ($\theta_{JA} = 48.7^{\circ}$ C/W)	504	259	112	mA maximum
$V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ($\theta_{JA} = 150.4$ °C/W)	378	221	112	mA maximum
LFCSP ($\theta_{JA} = 48.7^{\circ}$ C/W)	627	311	126	mA maximum
$V_{DD} = 5 V$, $V_{SS} = 0 V$				
TSSOP ($\theta_{JA} = 150.4$ °C/W)	249	158	91	mA maximum
LFCSP ($\theta_{JA} = 48.7^{\circ}$ C/W)	403	224	105	mA maximum
$V_{DD} = 3.3 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ($\theta_{JA} = 150.4$ °C/W)	256	165	98	mA maximum
LFCSP ($\theta_{JA} = 48.7^{\circ}$ C/W)	410	235	116	mA maximum

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 6.

Table 0.	
Parameter	Rating
V _{DD} to V _{SS}	18 V
V _{DD} to GND	−0.3 V to +18 V
V _{SS} to GND	+0.3 V to -18 V
Analog Inputs ¹	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V or}$ 30 mA, whichever occurs first
Digital Inputs ¹	GND $-$ 0.3 V to V_{DD} + 0.3 V or 30 mA, whichever occurs first
Peak Current, S or D	1150 mA (pulsed at 1 ms, 10% duty-cycle maximum)
Continuous Current, S or D ²	Data + 15%
Operating Temperature Range	
Industrial (Y Version)	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
θ_{JA} Thermal Impedance	
16-Lead TSSOP, 2-Layer Board	150.4°C/W
16-Lead LFCSP, 4-Layer Board	48.7°C/W
Reflow Soldering Peak Temperature, Pb free	260°C

 $^{^{\}rm 1}$ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² See Table 5.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. 14-Lead TSSOP Pin Configuration




Figure 3. 16-Lead LFCSP Pin Configuration

Table 7. Pin Function Descriptions

Pin No.			
14-Lead TSSOP	16-Lead LFCSP	Mnemonic	Description
1	15	A0	Logic Control Input.
2	16	EN	Active High Digital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switch.
3	1	Vss	Most Negative Power Supply Potential.
4	3	S1	Source Terminal. This pin can be an input or output.
5	4	S2	Source Terminal. This pin can be an input or output.
6	6	D	Drain Terminal. This pin can be an input or output.
7, 8, 9	2, 5, 7, 8, 13	NIC	No Internal Connection.
10	9	S4	Source Terminal. This pin can be an input or output.
11	10	S3	Source Terminal. This pin can be an input or output.
12	11	V_{DD}	Most Positive Power Supply Potential.
13	12	GND	Ground (0 V) Reference.
14	14	A1	Logic Control Input.
N/A ¹	0	EPAD	Exposed Pad. Tie the exposed pad to the substrate, Vss.

¹ N/A means not applicable.

Table 8. ADG1604 Truth Table

EN	A1	A0	S 1	S2	S3	S4	
0	Х	Х	Off	Off	Off	Off	
1	0	0	On	Off	Off	Off	
1	0	1	Off	On	Off	Off	
1	1	0	Off	Off	On	Off	
1	1	1	Off	Off	Off	On	

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance as a Function of V_D (V_S) for Dual Supply




Figure 5. On Resistance as a Function of V_D (V_S) for Single Supply




Figure 6. On Resistance as a Function of V_D (V_S) for Different Temperatures, ± 5 V Dual Supply




Figure 7. On Resistance as a Function of V_D (V_S) for Different Temperatures, 12 V Single Supply




Figure 8. On Resistance as a Function of V_D (V_S) for Different Temperatures, 5 V Single Supply




Figure 9. On Resistance as a Function of V_D (V_S) for Different Temperatures, 3.3 V Single Supply




Figure 10. Leakage Currents as a Function of Temperature, ± 5 V Dual Supply




Figure 11. Leakage Currents as a Function of Temperature, 12 V Single Supply




Figure 12. Leakage Currents as a Function of Temperature, 5 V Single Supply




Figure 13. Leakage Currents as a Function of Temperature, 3.3 V Single Supply




Figure 14. IDD vs. Logic Level




Figure 15. Charge Injection vs. Source Voltage




Figure 16. ton/toff Times vs. Temperature




Figure 17. Off Isolation vs. Frequency




Figure 18. Crosstalk vs. Frequency




Figure 19. On Response vs. Frequency




Figure 20. ACPSRR vs. Frequency




Figure 21. THD + N vs. Frequency

TEST CIRCUITS






Figure 22. On Resistance








Figure 25. Off Isolation




Figure 26. Bandwidth




Figure 27. Channel-to-Channel Crosstalk




Figure 28. THD + Noise





Figure 29. Address to Output Switching Times



Rev. B | Page 14 of 20




Figure 31. Enable-to-Output Switching Delay




Figure 32. Charge Injection

TERMINOLOGY

 I_{DD}

The positive supply current.

 I_{ss}

The negative supply current.

 $V_D(V_s)$

The analog voltage on Terminal D and Terminal S.

Ron

The ohmic resistance between Terminal D and Terminal S.

R_{FLAT(ON)}

Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

I_D (Off)

The drain leakage current with the switch off.

 I_D , I_S (On)

The channel leakage current with the switch on.

 $\mathbf{V}_{\mathsf{INL}}$

The maximum input voltage for Logic 0.

 V_{INH}

The minimum input voltage for Logic 1.

IINL (IINH)

The input current of the digital input.

Cs (Off)

The off switch source capacitance, which is measured with reference to ground.

CD (Off)

The off switch drain capacitance, which is measured with reference to ground.

 C_D , C_S (On)

The on switch capacitance, which is measured with reference to ground.

 C_{IN}

The digital input capacitance.

tTRANSITION

The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another. See Figure 29.

ton (EN)

The delay between applying the digital control input and the output switching on. See Figure 31.

toff (EN)

The delay between applying the digital control input and the output switching off. See Figure 31.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching. See Figure 32.

Off Isolation

A measure of unwanted signal coupling through an off switch. See Figure 25.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. See Figure 27.

Bandwidth

The frequency at which the output is attenuated by 3 dB. See Figure 26.

On Response

The frequency response of the on switch.

Insertion Loss

The loss due to the on resistance of the switch.

Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitude plus noise of the signal to the fundamental. See Figure 28.

AC Power Supply Rejection Ratio (ACPSRR)

The ratio of the amplitude of signal on the output to the amplitude of the modulation. This is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p.

OUTLINE DIMENSIONS




Figure 33. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters




Figure 34. 16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-16-26) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADG1604BRUZ	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG1604BRUZ-REEL	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG1604BRUZ-REEL7	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG1604BCPZ-REEL	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-26
ADG1604BCPZ-REEL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-26

 $^{^{1}}$ Z = RoHS Compliant Part.

NOTES

NOTES

NOTES