

TABLE OF CONTENTS

Specifications.....	3	Input Scaling	8
Typical Performance Characteristics	5	Input Voltage Range and LSB Values	8
Functional Description	6	Calibration.....	9
Offset Adjustment	6	Grounding	9
Gain Adjustment.....	6	Clock Rate Control Alternate Connections	10
Theory of Operation	6	Microprocessor Interfacing.....	10
Timing.....	6	Outline Dimensions	11
Digital Output Data	7	Ordering Guide	11

REVISION HISTORY

Revision B

11/03—Data Sheet changed from Rev. A to Rev. B

Removed AD5240.....	Universal
Updated format.....	Universal
Added text to PRODUCT DESCRIPTION	1
Updated OUTLINE DIMENSIONS	11

SPECIFICATIONS

Table 1. Typical @ 25°C, ±15 V and +5 V, unless otherwise noted

Model	AD ADC84	AD ADC85C	AD ADC85	AD ADC85S	Unit
RESOLUTION	12	12	12	12	Bits
ANALOG INPUTS					
Voltage Ranges					
Bipolar	±2.5, ±5, ±10	*	*	*	V
Unipolar	0 to +5, 0 to +10	*	*	*	V
Impedance (Direct Input)					
0 V to +5 V, ±2.5 V	2.5 (±20%)	*	*	*	kΩ
0 V to +10 V, ±5 V	5 (±20%)	*	*	*	kΩ
±10 V	10 (±20%)	*	*	*	kΩ
Buffer Amplifier ¹					
Impedance (Min)	100	*	*	*	MΩ
Bias Current	50	*	*	*	nA
Settling Time to 0.01% for 20 V Step	2	*	*	*	μs
DIGITAL INPUTS ²					
Convert Command	Positive Pulse 100 ns Min Trailing Edge Initiates Conversion	*	*	*	
Logic Loading	1	*	*	*	TTL Load
TRANSFER CHARACTERISTICS ERROR					
Gain Error ³	±0.1 (±0.25% max)	*	*	*	%
Offset Error	Adjustable to Zero	*	*	*	
Unipolar	±0.05 (±0.2% max)	*	*	*	% of FSR ⁴
Bipolar ⁵	±0.1 (±0.25% max)	*	*	*	% of FSR
Linearity Error (max) ⁶	±0.012	*	*	*	% of FSR
Inherent Quantization Error	±0.5	*	*	*	LSB
Differential Linearity Error	±0.5	*	*	*	LSB
No Missing Codes					
Temperature Range	0 to +70	0 to +70	–25 to +85	–55 to +125	°C
Power Supply Sensitivity					
±15 V	±0.004	*	*	*	% of FSR/% V
+5 V	±0.001	*	*	*	% of FSR/% V
DRIFT					
Specification Temperature Range	0 to +70	*	–25 to +85	–55 to +125	°C
Gain (Max)	±30	±25	±15	±25	ppm/°C
Offset					
Unipolar	±3	*	*	±5 max	ppm/°C
Bipolar (Max)	±15	±12	±7	±10	ppm/°C
Linearity	±3	*	±2	*	ppm/°C
Monotonicity	Guaranteed	*	*	*	
CONVERSION SPEED (MAX)	10	*	*	*	μs

AD ADC84/AD ADC85

Model	AD ADC84	AD ADC85C	AD ADC85	AD ADC85S	Unit
DIGITAL OUTPUT (All Codes Complementary)					
Parallel					
Output Codes ⁷					
Unipolar	CSB	*	*	*	
Bipolar	COB, CTC	*	*	*	
Output Drive	2	*	*	*	TTL Loads
Status	Logic 1 during Conversion	*	*	*	
Status Output Drive	2	*	*	*	TTL Loads
Internal Clock					
Clock Output Drive	2	*	*	*	TTL Loads
Frequency	1.9/1.22	*	*	*	MHz
INTERNAL REFERENCE VOLTAGE	6.3/±15 mV max	*	*	*	V
Maximum External Current (with No Degradation of Specifications)	1.0	*	*	*	mA
Tempco of Drift (Max)	±20 max	±10 typ	±5 typ	±5 typ	ppm/°C
POWER REQUIREMENTS					
Rated Voltages	+5, ±15	*	*	*	V
Range for Rated Accuracy	+4.75 to +5.25 and ±13.5 to -16.5	*	*	*	V
Z Models ⁸	+4.75 to +5.25 and ±11.4 to -16.5	*	*	*	V
Supply Drain					
+15 V	25 Max	*	*	*	mA
-15 V	35 Max	*	*	*	mA
+5 V	140 Max	*	*	*	mA
Total Power Dissipation	1500 Max	*	*	*	mW
TEMPERATURE RANGE					
Specification	0 to +70	*	-25 to +85	-55 to +125	°C
Operating (Derated Specs)	-25 to +85	*	-55 to +125	-55 to +125	°C
Storage	-55 to +125	*	*	*	°C
PACKAGE OPTION ⁹					
DH-32F	Ceramic	Ceramic	Ceramic	Ceramic	

*Specifications same as AD ADC84.

¹ Buffer settling time adds to conversion speed when buffer is connected to input.

² DTL/TTL compatible Logic 0 = 0.8 V max, Logic 1 = 2.0 V min for digital output, Logic 0 = 0.4 V max, Logic 1 = 2.4 V min.

³ Adjustable to zero.

⁴ FSR means full-scale range.

⁵ Guaranteed at VIN = 0 V.

⁶ Error shown is the same as ±1/2 LSB max error in % of FSR.

⁷ See Table 2.

⁸ For ±12 V operation, add Z to model number. Input range limited to a maximum of ±5 V.

⁹ For package outline information, see Outline Dimensions section.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. Linearity Error vs. Conversion Speed




Figure 4. Change in Differential Linearity vs. Conversion Speed




Figure 3. Gain Drift Error (%FSR) vs. Temperature




Figure 5. Conversion Speed vs. Control Voltage

FUNCTIONAL DESCRIPTION

OFFSET ADJUSTMENT

The zero adjust circuit consists of a potentiometer connected across $\pm V_s$ with its slider connected through a $1.8\text{ M}\Omega$ resistor to Comparator Input Pin 22 for all ranges. As shown in Figure 6, the tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a $-1200\text{ ppm}/^\circ\text{C}$ tempco contributes a worst-case offset tempco of $8 \times 244 \times 10^{-6} \times 1200\text{ ppm}/^\circ\text{C} = 2.3\text{ ppm}/^\circ\text{C}$ of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than $\pm 4\text{ LSB}$, use of a carbon composition offset summing resistor typically contributes no more than $1\text{ ppm}/^\circ\text{C}$ of FSR offset tempco.




Figure 6. Offset Adjustment Circuit

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco $< 100\text{ ppm}/^\circ\text{C}$) are used, is shown in Figure 7.




Figure 7. Low Tempco Zero Adjustment Circuit

In either zero adjust circuit, the fixed resistor connected to Pin 22 should be located close to this pin to keep the pin connection runs short. (Comparator Input Pin 22 is quite sensitive to external noise pickup).

GAIN ADJUSTMENT

The gain adjust circuit consists of a potentiometer connected across $\pm V_s$ with its slider connected through a $10\text{ M}\Omega$ resistor to the Gain Adjust pin 27 as shown in Figure 8.




Figure 8. Gain Adjustment Circuit

An alternate gain adjust circuit which contributes negligible gain tempco if metal film resistors (Tempco $< 100\text{ ppm}/^\circ\text{C}$) are used is shown in Figure 9.




Figure 9. Low Tempco Gain Adjustment Circuit

THEORY OF OPERATION


On receipt of a CONVERT START command, the AD ADC84/AD ADC85 converts the voltage as its analog input into an equivalent 12-bit binary number. This conversion is accomplished as follows: The 12-bit successive approximation register (SAR) has its 12-bit outputs connected both to the device bit output pins and to the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

TIMING

The timing diagram is shown in Figure 10. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 13 cycles. All the SAR parallel bits, STATUS flip-flops, and the gated clock inhibit signal are initialized on the trailing edge of the CONVERT START signal. At time t_0 , Bit 1 is reset and Bit 2 to Bit 12 are set unconditionally. At t_1 , the Bit 1 decision is made (keep) and Bit 2 is unconditionally reset. At t_2 , the Bit 2 decision is made (keep) and Bit 3 is reset unconditionally. This sequence continues until the Bit 12 (LSB) decision (keep) is made at t_{12} . After a 40 ns delay period, the STATUS flag is reset, indicating that the conversion is complete and that the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the Logic 0 state.

Corresponding parallel data bits become valid on the same positive-going clock edge (see Figure 10).

Incorporation of the 40ns delay guarantees that the parallel data is valid at the Logic 1 to 0 transition of the STATUS flag, permitting parallel data transfer to be initiated by the trailing edge of the STATUS signal.



NOTES

1. THE CONVERT START PULSE WIDTH IS 100ns MIN AND MUST REMAIN LOW DURING A CONVERSION. THE CONVERSION IS INITIATED BY THE "TRAILING EDGE" OF THE CONVERT COMMAND.
 2. 10 μ s FOR 12 BITS (AD ADC84/AD ADC85).
 3. MSB DECISION.
 4. LSB DECISION 20ns PRIOR TO THE STATUS GOING LOW.
- *BIT DECISIONS.

Figure 10. Timing Diagram (Binary Code 011001110110)

DIGITAL OUTPUT DATA

Parallel data from TTL storage registers are in negative true form. Parallel data coding is complementary binary for unipolar ranges and either complementary offset binary or complementary two's complement binary, depending on whether BIT 1 (Pin 12) or its logical inverse BIT $\bar{1}$ (Pin 13) is used as the MSB. Parallel data becomes valid approximately 40 ns before the STATUS flag returns to Logic "0", permitting parallel data transfer to be clocked on the "1" to "0" transition of the STATUS flag.

Parallel data outputs change state on positive-going clock edges. There are 13 negative-going clock edges in the complete 12-bit conversion cycle, as shown in Figure 10. The first edge shifts an invalid bit into the register, which is shifted out on the 13th negative-going clock edge.

Short Cycle Input

A short cycle input, Pin 14, permits the timing cycle shown in Figure 10 to be terminated after any number of desired bits has been converted, permitting somewhat shorter conversion times in applications not requiring full 12-bit resolution. When 12-bit resolution is required, Pin 14 is connected to +5 V (Pin 16). When 10-bit resolution is required, Pin 14 is connected to Bit 11 output Pin 2. The conversion cycle then terminates, and the STATUS flag resets after the Bit 10 decision ($t_{10} + 40$ ns in timing diagram of Figure 10). Short cycle pin connections and associated maximum 12-, 10-, and 8-bit conversion times are summarized in Table 2.

AD ADC84/AD ADC85

INPUT SCALING

The AD ADC84/AD ADC85 inputs should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table 3. See Figure 11 for circuit detail.




Figure 11. Input Scaling Circuit

Table 2. Short Cycle Connections

Connect Short Cycle Pin 14 to Pin	Connect Clock Rate Control Pin 17 to Pin	Bits	Resolution (% FSR)	AD ADC84/AD ADC85 ConversionTime (μs)	Status Flag Reset
16	15	12	0.024	10 (5)	$t_{12} + 40 \text{ ns}$
2	16	10	0.100	8.5 (4.1)	$t_{10} + 40 \text{ ns}$
4	28	8	0.390	6.8 (3.3)	$t_8 + 40 \text{ ns}$

Table 3. Input Scaling Connections

Input Signal Range	Output Code	Connect Pin 23 to Pin	Connect Pin 25 to	For Direct Input Connect Input Signal to Pin	Input Pin 30 Connect Pin 29 to Pin
±10 V	COB or CTC	22	Input Signal	25	25
±5 V	COB or CTC	22	Open	24	24
±2.5 V	COB or CTC	22	Pin 22	24	24
0 V to +5 V	CSB	26	Pin 22	24	24
0 V to +10 V	CSB	26	Open	24	24

INPUT VOLTAGE RANGE AND LSB VALUES

Table 4. Input Voltages and Code Definition

Analog Input Voltage Range		±10 V	±5 V	±2.5 V	0 V to +10 V	0 V to +5 V
Code Designation		COB ¹ or CTC ²	COB or CTC	COB or CTC	CSB ³	CSB
One Least Significant Bit (LSB)	$\frac{\text{FSR}}{2^n}$ n = 8 n = 10 n = 12	$\frac{20\text{V}}{2^n}$ 78.13 mV 19.53 mV 4.88 mV	$\frac{10\text{V}}{2^n}$ 39.06 mV 9.77 mV 2.44 mV	$\frac{5\text{V}}{2^n}$ 19.53 mV 4.88 mV 1.22 mV	$\frac{10\text{V}}{2^n}$ 39.06 mV 9.77 mV 2.44 mV	$\frac{5\text{V}}{2^n}$ 19.53 mV 4.88 mV 1.22 mV
Transition Values						
MSB						
LSB						
000 ... 000 ⁴	+Full Scale	+10 V - 3/2 LSB	+5 V - 3/2 LSB	+2.5 V - 3/2 LSB	+10 V - 3/2 LSB	+5 V - 3/2 LSB
011 ... 111	Mid Scale	0	0	0	+5 V	+2.5 V
111 ... 110	-Full Scale	-10 V + 1/2 LSB	-5 V + 1/2 LSB	-2.5 V + 1/2 LSB	0 V + 1/2 LSB	0 V + 1/2 LSB

¹ COB = Complementary Offset Binary.

² CTC = Complementary Twos Complement – obtained by using the complement of the most significant bit ($\overline{\text{MSB}}$). $\overline{\text{MSB}}$ is available to Pin 13.

³ CSB = Complementary Straight Binary.

⁴ Voltages given are the nominal value for transition to the code specified.

CALIBRATION

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figure 12 and Figure 13, are used for device calibration. To prevent interaction of these two adjustments, zero is always adjusted first and then gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and $-FS$ for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.




Figure 12. Analog and Power Connections for Unipolar 0 to +10 V Input Range with Buffer Follower




Figure 13. Analog and Power Connections for Bipolar -10 V to $+10\text{ V}$ Input Range with Buffer Follower

0 to +10 V Range

Set analog input to $+1\text{ LSB} = +0.0024\text{ V}$. Adjust Zero for digital output = 11111111110. Zero is now calibrated. Set analog input to $+FSR - 2\text{ LSB} = +9.9952\text{ V}$. Adjust gain for 00000000001 digital output code; full-scale (gain) is now calibrated. Half-scale calibration check: set analog input to $+5.0000\text{ V}$; digital output code should be 01111111111.

-10 V to $+10\text{ V}$ Range

Set analog input to -9.9951 V ; adjust zero for 11111111110 digital output (complementary offset binary) code. Set analog input to $+9.9902\text{ V}$; adjust Gain for 00000000001 digital output (complementary offset binary) code. Half-scale calibration check: set input to 0.0000 V ; digital output (complementary offset binary) code should be 01111111111.

Other Ranges

Representative digital coding for 0 to $+10\text{ V}$ and -10 V to $+10\text{ V}$ ranges is given above. Coding relationships and calibration points for 0 to $+5\text{ V}$, -2.5 V to $+2.5\text{ V}$, and -5 V to $+5\text{ V}$ ranges can be found by halving the corresponding code equivalents listed for the 0 to $+10\text{ V}$ and -10 V to $+10\text{ V}$ ranges, respectively.


Zero and full-scale calibration can be accomplished to a precision of approximately $\pm 1/4\text{ LSB}$ using the static adjustment procedure described above. By summing a small sine or triangular-wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level.

GROUNDING

Many data acquisition components have two or more ground pins which are not connected together within the device. These grounds are usually referred to as the Logic Power Return, Analog Common (Analog Power return), and Analog Signal Ground. These grounds must be tied together at one point, usually at the system power-supply ground. Ideally, a single solid ground would be desirable. However, since current flows through the ground wires and etch stripes of the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system ground point and the ground pin of the AD ADC84/ AD ADC85. Separate ground returns should be provided to minimize the current flow in the path from sensitive points to the system ground point. In this way, supply currents and logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD ADC84/ AD ADC 85 supply terminals should be capacitively decoupled as close to the device as possible. A large value capacitor such as $1\text{ }\mu\text{F}$ in parallel with a $0.1\text{ }\mu\text{F}$ capacitor is usually sufficient. Analog supplies are bypassed to the Analog Power Return pin and the logic supply is bypassed to the Logic Power Return pin.

OUTLINE DIMENSIONS



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 17. 32-Lead Side Brazed Ceramic DIP [SBDIP/H]
(DH-32F)

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ORDERING GUIDE

Model ¹	Operation Voltage (V)	Linearity (%)	Temperature Range	Gain TC (ppm/°C)	Conversion Time (μs)
ADADC84-12 ²	±15	±0.012	0°C to +70°C	±30	10
ADADC84Z-12 ²	±12	±0.012	0°C to +70°C	±30	10
ADADC85C-12 ²	±15	±0.012	0°C to +70°C	±25	10
ADADC85-12	±15	±0.012	-25°C to +85°C	±15	10
ADADC85Z-12 ²	±12	±0.012	-25°C to +85°C	±15	10
ADADC85S-12	±15	±0.012	-55°C to +125°C	±25	10
ADADC85SZ-12	±12	±0.012	-55°C to +125°C	±25	10
ADADC85S12/883B	±15	±0.012	-55°C to +125°C	±25	10
ADADC85SZ12/883	±12	±0.012	-55°C to +125°C	±25	10

¹ For complete model number, suffixes must be added for "Z" option (±12 V operation), linearity. The following guide shows the proper suffix order: AD ADC(*)-(**)-(***), where * = Model Number, ** = Z Version Designator, and *** = Linearity.
Typical Part Numbers: AD ADC84-12, AD ADC85SZ-12.

² Last Time Buy.

NOTES