

designed to drive 12 V automotive grounded loads through a 3 V and 5 V CMOS-compatible interface, providing protection and diagnostics.

The device integrates advanced protective functions such as load current limitation, overload active management by power limitation and overtemperature shutdown with configurable latch-off.

A FaultRST pin unlatches the output in case of fault or disables the latch-off functionality.

A dedicated multifunction multiplexed analog output pin delivers sophisticated diagnostic functions including high precision proportional load current sense, supply voltage feedback and chip temperature sense, in addition to the detection of overload and short circuit to ground, short to V_{CC} and OFF-state open-load.

A sense enable pin allows OFF-state diagnosis to be disabled during the module low-power mode as well as external sense resistor sharing among similar devices.

DS10831 - Rev 4 page 2/45



1 Block diagram and pin description




Figure 1. Block diagram


Table 1. Pin functions

Name	Function
V _{CC}	Battery connection.
OUTPUT	Power outputs. All the pins must be connected together.
GND	Ground connection. Must be reverse battery protected by an external diode / resistor network.
INPUT	Voltage controlled input pin with hysteresis, compatible with 3 V and 5 V CMOS outputs. It controls output switch state.
MultiSense	Multiplexed analog sense output pin; it delivers a current proportional to the selected diagnostic: load current, supply voltage or chip temperature.
SEn	Active high compatible with 3 V and 5 V CMOS outputs pin; it enables the MultiSense diagnostic pin.
SEL _{0,1}	Active high compatible with 3 V and 5 V CMOS outputs pin; they address the MultiSense multiplexer.
FaultRST	Active low compatible with 3 V and 5 V CMOS outputs pin; it unlatches the output in case of fault; If kept low, sets the outputs in auto-restart mode.

DS10831 - Rev 4 page 3/45



Figure 2. Configuration diagram (top view)



GAPG2901151613CFT

page 4/45

Table 2. Suggested connections for unused and not connected pins

Connection / pin	MultiSense	N.C.	Output	Input	SEn, SELx, FaultRST
Floating	Not allowed	X ⁽¹⁾	X	X	X
To ground	Through 1 kΩ resistor	Х	Not allowed	Through 15 kΩ resistor	Through 15 kΩ resistor

1. X: do not care.

DS10831 - Rev 4



Electrical specification

Is V_{CC} Vcc VFn I_{FR} FaultRST OUTPUT₀, ISEn Vout SEn ISENSE ISEL cs [SEL₀ **VSENSE** V_{SEn} VSEL lin INPUT_{0,1} VIN IGND GADG2203170950PS

Figure 3. Current and voltage conventions

Note: $V_F = V_{OUT} - V_{CC}$ during reverse battery condition.

2.1 **Absolute maximum ratings**

Stressing the device above the rating listed in Table 3. Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table

below for extended periods may affect device reliability.

Symbol Parameter Value Unit V_{CC} DC supply voltage 38 -V_{CC} Reverse DC supply voltage 0.3 Maximum transient supply voltage (ISO 16750-2:2010 Test B clamped to 40 V; V_{CCPK} 40 $R_1 = 4 \Omega$ Maximum jump start voltage for single pulse **V_{CCJS}** 28 short circuit protection 200 $-I_{GND}$ DC reverse ground pin current mA **OUTPUT DC output current** Internally limited **I**OUT Α -lout Reverse DC output current 17 INPUT DC input current I_{IN} I_{SEn} SEn DC input current -1 to 10 mA SEL_{0.1} DC input current ISEL FaultRST DC input current I_{FR} V_{FR} FaultRST DC input voltage 7.5 ٧

Table 3. Absolute maximum ratings



Symbol	Parameter	Value	Unit
lanuar	MultiSense pin DC output current (V _{GND} = V _{CC} and V _{SENSE} < 0 V)	10	mA
^I SENSE	MultiSense pin DC output current in reverse (V _{CC} < 0 V)	-20	IIIA
E _{MAX}	Maximum switching energy (single pulse) (T _{DEMAG} = 0.4 ms; T _{jstart} = 150 °C)	64	mJ
	(T _{DEMAG} = 0.4 ms; T _{jstart} = 150 °C) Electrostatic discharge (JEDEC 22A-114F) • INPUT • MultiSense	4000	V
		2000	V
V _{ESD}	EMAX (T _{DEMAG} = 0.4 ms; T _{jstart} = 150 °C) Electrostatic discharge (JEDEC 22A-114F) INPUT MultiSense	4000	V
	• OUTPUT	4000	V
	• V _{CC}	4000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T _j	Junction operating temperature	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Typ. value	Unit
R _{thj-board}	Thermal resistance junction-board (JEDEC JESD 51-5 / 51-8) ⁽¹⁾	5.2	
R _{thj-amb}	Thermal resistance junction-ambient (JEDEC JESD 51-5)(2)	57	°C/W
R _{thj-amb}	Thermal resistance junction-ambient (JEDEC JESD 51-7)	23	

^{1.} Device mounted on four-layers 2s2p PCB

2.3 Main electrical characteristics

7 V < V_{CC} < 28 V; -40°C < T_j < 150°C, unless otherwise specified. All typical values refer to V_{CC} = 13 V; T_j = 25°C, unless otherwise specified.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V_{CC}	Operating supply voltage		4	13	28	V
V_{USD}	Undervoltage shutdown				4	V
V _{USDReset}	Undervoltage shutdown reset				5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.3		V
	R _{ON} On-state resistance	I _{OUT} = 3 A; T _j = 25°C		20		
R_{ON}		I _{OUT} = 3 A; T _j = 150°C			40	mΩ
		$I_{OUT} = 3 \text{ A}; V_{CC} = 4 \text{ V}; T_j = 25^{\circ}\text{C}$			30	

DS10831 - Rev 4 page 6/45

^{2.} Device mounted on two-layers 2s0p PCB with 2 cm² heatsink copper trace



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V .	Clamp valtage	I _S = 20 mA; 25°C < T _j < 150°C	41	46	52	V
V_{clamp}	Clamp voltage	I _S = 20 mA; T _j = -40°C	38			V
		$V_{CC} = 13 \text{ V};$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V};$ $V_{SEL0,1} = 0 \text{ V}; T_j = 25^{\circ}\text{C}$			0.5	
I _{STBY}	Supply current in standby at V_{CC} = 13 $V^{(1)}$	$V_{CC} = 13 \text{ V};$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V};$ $V_{SEL0,1} = 0 \text{ V}; T_j = 85^{\circ}C^{(2)}$			0.5	μA
		$V_{CC} = 13 \text{ V};$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V};$ $V_{SEL0,1} = 0 \text{ V}; T_j = 125^{\circ}\text{C}$			3	
t _{D_STBY}	Standby mode blanking time	V _{CC} = 13 V; V _{IN} = V _{OUT} = V _{FR} = V _{SEL0,1} = 0 V; V _{SEn} = 5 V to 0 V	60	300	550	μs
I _{S(ON)}	Supply current	V _{CC} = 13 V; V _{SEn} = V _{FR} = V _{SEL0,1} = 0 V; V _{IN} = 5 V; I _{OUT} = 0 A		3	5	mA
I _{GND(ON)}	Control stage current consumption in ON state. All channels active.	V _{CC} = 13 V; V _{SEn} = 5 V; V _{FR} = V _{SEL0,1} = 0 V; V _{IN} = 5 V; I _{OUT} = 3 A			6	mA
li con	Off-state output current at	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 25^{\circ}\text{C}$	0	0.01	0.5	
$I_{L(off)}$	V _{CC} = 13 V	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 125^{\circ}\text{C}$	0		3	μA
V _F	Output - V _{CC} diode voltage	I _{OUT} = -3 A; T _j = 150°C			0.7	V

^{1.} PowerMOS leakage included.

Table 6. Switching

V _{CC} = 13 V; -40°C < T _j < 150°C, unless otherwise specified									
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
t _{d(on)} (1)	Turn-on delay time at $T_j = 25 ^{\circ}\text{C}$	R ₁ = 4.3 Ω	10	60	120	lie.			
t _{d(off)} (1)	Turn-off delay time at $T_j = 25 ^{\circ}\text{C}$	11 - 4.0 12	10	40	100	μs			
(dV _{OUT} /dt) _{on} ⁽¹⁾	Turn-on voltage slope at $T_j = 25 ^{\circ}\text{C}$	R ₁ = 4.3 Ω	0.1	0.28	0.7	\//uo			
(dV _{OUT} /dt) _{off} (1)	Turn-off voltage slope at $T_j = 25 ^{\circ}\text{C}$	N 4.5 12	0.1	0.32	0.7	V/µs			
W _{ON}	Switching energy losses at turn-on (t _{won})	R _L = 4.3 Ω	_	0.36	0.54 (2)	mJ			
W _{OFF}	Switching energy losses at turn-off (t_{woff})	R _L = 4.3 Ω	_	0.37	0.54 ⁽²⁾	mJ			
t _{SKEW} (1)	Differential pulse skew (t_{PHL} - t_{PLH})	R _L = 4.3 Ω	-75	-25	25	μs			

^{1.} See Figure 6. Switching time and pulse skew.

DS10831 - Rev 4 page 7/45

^{2.} Parameter specified by design; not subject to production test.



2. Parameter guaranteed by design and characterization; not subject to production test.

Table 7. Logic inputs

		7 V < V _{CC} < 28 V; -40°C < T _i < 15	0°C						
,									
Symbol	Parameter	INPUT characteristics	Wiin.	тур.	IVIAX.	Unit			
V _{IL}	Innert lave lavel valtage	INPUT characteristics			0.0	V			
	Input low level voltage	V = 0.0 V			0.9				
I _{IL}	Low level input current	V _{IN} = 0.9 V	1			μA			
V _{IH}	Input high level voltage		2.1			V			
I _{IH}	High level input current	V _{IN} = 2.1 V			10	μA			
V _{I(hyst)}	Input hysteresis voltage		0.2			V			
V_{ICL}	Input clamp voltage	I _{IN} = 1 mA	5.3		7.2	V			
		I _{IN} = -1 mA		-0.7					
		FaultRST characteristics							
V _{FRL}	Input low level voltage				0.9	V			
I _{FRL}	Low level input current	V _{IN} = 0.9 V	1			μA			
V_{FRH}	Input high level voltage		2.1			V			
I _{FRH}	High level input current	V _{IN} = 2.1 V			10	μA			
V _{FR(hyst)}	Input hysteresis voltage		0.2			V			
	la contrale con contrale con	I _{IN} = 1 mA	5.3		7.5				
V_{FRCL}	Input clamp voltage	I _{IN} = -1 mA		-0.7		V			
	SE	EL _{0,1} characteristics (7 V < V _{CC} <	18 V)		1				
V _{SELL}	Input low level voltage				0.9	V			
I _{SELL}	Low level input current	V _{IN} = 0.9 V	1			μA			
V _{SELH}	Input high level voltage		2.1			V			
I _{SELH}	High level input current	V _{IN} = 2.1 V			10	μA			
V _{SEL(hyst)}	Input hysteresis voltage		0.2			V			
		I _{IN} = 1 mA	5.3		7.2				
V _{SELCL}	Input clamp voltage	I _{IN} = -1 mA		-0.7		V			
	S	En characteristics (7 V < V _{CC} < 1	8 V)						
V _{SEnL}	Input low level voltage	,-			0.9	V			
I _{SEnL}	Low level input current	V _{IN} = 0.9 V	1			μA			
V _{SEnH}	Input high level voltage		2.1			· v			
I _{SEnH}	High level input current	V _{IN} = 2.1 V			10	μA			
V _{SEn(hyst)}	Input hysteresis voltage		0.2			V			
OLII(IIySt)	patjata. Jaio Voltago	I _{IN} = 1 mA	5.3		7.2				
V_{SEnCL}	Input clamp voltage	IIN I IIIV	3.3			V			

DS10831 - Rev 4 page 8/45



Table 8. Protections

		7 V < V _{CC} < 18 V; -40°C < T _j < 150°C				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	DO also at aircraft arrows t	V _{CC} = 13 V	45	63	00	
ILIMH	DC short circuit current	4 V < V _{CC} < 18 V ⁽¹⁾			90	Α
I _{LIML}	Short circuit current during thermal cycling	V _{CC} = 13 V; T _R < T _j < T _{TSD}		23		
T _{TSD}	Shutdown temperature		150	175	200	
T _R	Reset temperature ⁽¹⁾		T _{RS} + 1	T _{RS} + 7		
T _{RS}	Thermal reset of fault diagnostic indication	V _{FR} = 0 V; V _{SEn} = 5 V	135			°C
T _{HYST}	Thermal hysteresis (T_{TSD} - T_R) ⁽¹⁾			7		
ΔT_{J_SD}	Dynamic temperature	$T_j = -40^{\circ}\text{C}; V_{CC} = 13 \text{ V}$		60		K
t _{LATCH_RST}		V _{FR} = 5 V to 0 V; V _{SEn} = 5 V; V _{IN} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V	3	10	20	μs
		$I_{OUT} = 2 \text{ A}; L = 6 \text{ mH}; T_j = -40^{\circ}\text{C}$	V _{CC} - 38			V
V_{DEMAG}	Turn-off output voltage clamp	I _{OUT} = 2 A; L = 6 mH; T _j = 25°C to 150°C	V _{CC} - 41	V _{CC} - 46	V _{CC} - 52	V
V _{ON}	Output voltage drop limitation	I _{OUT} = 0.5 A		20		mV

^{1.} Parameter guaranteed by design and characterization; not subject to production test.

Table 9. MultiSense

	7 V < V _{CC} <	18 V; -40°C < T _j < 150°C				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V	MultiSense clamp voltage	V _{SEn} = 0 V; I _{SENSE} = 1 mA	-17		-12	V
Vsense_cl	wullisense clamp voltage	V _{SEn} = 0 V; I _{SENSE} = -1 mA		7		V
	CurrentS	Sense characteristics				
K _{OL}	I _{OUT} /I _{SENSE}	I _{OUT} = 0.01 A; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	550			
dK _{cal} /K _{cal} (1) (2)	Current sense ratio drift at calibration point	I_{OUT} = 0.01 A to 0.05 A; I_{cal} = 30 mA; V_{SENSE} = 0.5 V; V_{SEn} = 5 V	-30		30	%
K _{LED}	I _{OUT} /I _{SENSE}	I _{OUT} = 0.1 A; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	1800	3630	5100	
dK _{LED} /K _{LED} (1) (2)	Current sense ratio drift	I _{OUT} = 0.1 A; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	-25		25	%
К ₀	I _{OUT} /I _{SENSE}	I _{OUT} = 0.5 A; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	2230	3200	4120	
dK ₀ /K ₀ (1) (2)	Current sense ratio drift	I _{OUT} = 0.5 A; V _{SENSE} = 0.5 V; V _{SEn} = 5 V	-20		20	%
К ₁	I _{OUT} /I _{SENSE}	I _{OUT} = 1 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	2180	2970	3900	
dK ₁ /K ₁ (1) (2)	Current sense ratio drift	I _{OUT} = 1 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	-15		15	%
K ₂	I _{OUT} /I _{SENSE}	I _{OUT} = 3 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	2450	2880	3320	

DS10831 - Rev 4 page 9/45



Symbol	Parameter	Test conditions	Min.	Typ	Max.	Τι
Symbol dK ₂ /K ₂ (1) (2)				Тур.		
	Current sense ratio drift	I _{OUT} = 3 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	-10	2000	10	-
K ₃	I _{OUT} /I _{SENSE}	I _{OUT} = 9 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	2650	2860	3070	
dK ₃ /K ₃ ^{(1) (2)}	Current sense ratio drift	I _{OUT} = 9 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	-5		5	-
		MultiSense disabled: V _{SEn} = 0 V	0		0.5	
		MultiSense disabled: -1 V < V _{SENSE} < 5 V ⁽¹⁾	-0.5		0.5	
I _{SENSE0}	MultiSense leakage current	MultiSense enabled: $V_{SEn} = 5 \text{ V}$; Channel ON; $I_{OUT} = 0 \text{ A}$; Diagnostic selected; $V_{IN} = 5 \text{ V}$; $V_{SEL0} = 0 \text{ V}$; $V_{SEL1} = 0 \text{ V}$; $I_{OUT} = 0 \text{ A}$	0		2	
		MultiSense enabled: V _{SEn} = 5 V; Channel OFF; Diagnostic selected: V _{IN} = 0 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V	0		2	
V _{OUT_MSD} (1)	Output Voltage for MultiSense shutdown	$V_{IN} = 5 \text{ V}; V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V};$ $V_{SEL1} = 0 \text{ V}; R_{SENSE} = 2.7 \text{ k}\Omega;$ $I_{OUT} = 3 \text{ A}$		5		
V _{SENSE_SAT}	Multisense saturation voltage	$V_{CC} = 7 \text{ V; } R_{SENSE} = 2.7 \text{ k}\Omega;$ $V_{SEn} = 5 \text{ V; } V_{IN} = 5 \text{ V; } V_{SEL0} = 0 \text{ V;}$ $V_{SEL1} = 0 \text{ V; } I_{OUT} = 9 \text{ A; } T_j = 150 ^{\circ}\text{C}$	5			
I _{SENSE_SAT} (1)	CS saturation current	$V_{CC} = 7 \text{ V; } V_{SENSE} = 4 \text{ V; } V_{IN} = 5 \text{ V; } V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V; } V_{SEL1} = 0 \text{ V; } V_{J} = 150 \text{ C}$	4			
I _{OUT_SAT} (1)	Output saturation current	$V_{CC} = 7 \text{ V; } V_{SENSE} = 4 \text{ V; } V_{IN} = 5 \text{ V; } V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V; } V_{SEL1} = 0 \text{ V; } V_{j} = 150 ^{\circ}\text{C}$	12			
	OFF-s	state diagnostic				
V _{OL}	OFF-state open-load voltage detection threshold	V _{IN} = 0 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V	2	3	4	
I _{L(off2)}	OFF-state output sink current	V _{IN} = 0 V; V _{OUT} = V _{OL} ; V _{SEn} = 5 V	-100		-15	Ť
t _{DSTKON}	OFF-state diagnostic delay time from falling edge of INPUT (see Figure 9. T _{DSTKON})	V _{IN} = 5 V to 0 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; I _{OUT} = 0 A; V _{OUT} = 4 V	100	350	700	
t _{D_OL_V}	Settling time for valid OFF- state open load diagnostic indication from rising edge of SEn	V _{IN} = 0 V; V _{FR} = 0 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; V _{OUT} = 4 V; V _{SEn} = 0 V to 5 V			60	
t_{D_VOL}	OFF-state diagnostic delay time from rising edge of V _{OUT}	V _{IN} = 0 V; V _{SEn} = 5 V; V _{SEL0} = 0 V; V _{SEL1} = 0 V; V _{OUT} = 0 V to 4 V		5	30	
	Chip tempera	ature analog feedback	-	-	•	
		$V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V; } V_{SEL1} = 5 \text{ V; } V_{IN} = 0 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega; T_j = -40^{\circ}\text{C}$	2.325	2.41	2.495	
V _{SENSE_TC}	MultiSense output voltage proportional to chip temperature	$V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V; } V_{SEL1} = 5 \text{ V; } V_{IN} = 0 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega; T_j = 25^{\circ}\text{C}$	1.985	2.07	2.155	
		$V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V}; V_{SEL1} = 5 \text{ V}; V_{IN} = 0 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega; T_i = 125^{\circ}\text{C}$	1.435	1.52	1.605	Ī

DS10831 - Rev 4 page 10/45



	7 V V V CC < 10	3 V; -40°C < T _j < 150°C				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Ur
$\mathrm{dV}_{\mathrm{SENSE_TC}}/\mathrm{dT}$	Temperature coefficient	$T_j = -40$ °C to 150°C		-5.5		m'
Tra	nsfer function	$V_{SENSE_TC}(T) = V_{SENSE_TC}(T_0) + dV_S$	ENSE_T	C / dT [*]	* (T - T _C)
	V _{CC} supply vo	oltage analog feedback				
V _{SENSE_VCC}	MultiSense output voltage proportional to V _{CC} supply voltage	V_{CC} = 13 V; V_{SEn} = 5 V; V_{SEL0} = 5 V; V_{SEL1} = 5 V; V_{IN} = 0 V; V_{SENSE} = 1 k Ω	3.16	3.23	3.3	\
Tran	sfer function ⁽³⁾	V _{SENSE_VCC} = V _{CC} / 4				
	Fault diagnostic feedb	ack (see Table 10. Truth table)				
V _{SENSEH}	MultiSense output voltage in fault condition	V_{CC} = 13 V; V_{IN} = 0 V; V_{SEn} = 5 V; V_{SEL0} = 0 V; V_{SEL1} = 0 V; I_{OUT} = 0 A; V_{OUT} = 4 V; I_{SENSE} = 1 k I_{OUT}	5		6.6	\
I _{SENSEH}	MultiSense output current in fault condition	V _{CC} = 13 V; V _{SENSE} = 5 V	7	20	30	m
MultiSense	timings (current sense mode - see	Figure 7. MultiSense timings (current se	nse mo	ode)) ⁽⁴⁾)	
^t DSENSE1H	Current sense settling time from rising edge of SEn	V_{IN} = 5 V; V_{SEn} = 0 V to 5 V; R_{SENSE} = 1 k Ω ; R_{L} = 4.3 Ω			60	μ
^t DSENSE1L	Current sense disable delay time from falling edge of SEn	V_{IN} = 5 V; V_{SEn} = 5 V to 0 V; R_{SENSE} = 1 k Ω ; R_{L} = 4.3 Ω		5	20	μ
t _{DSENSE2H}	Current sense settling time from rising edge of INPUT	V_{IN} = 0 V to 5 V; V_{SEn} = 5 V; R_{SENSE} = 1 k Ω ; R_{L} = 4.3 Ω		100	250	μ
Δt _{DSENSE2} H	Current sense settling time from rising edge of I _{OUT} (dynamic response to a step change of I _{OUT})	V_{IN} = 5 V; V_{SEn} = 5 V; R_{SENSE} = 1 k Ω ; I_{SENSE} = 90 % of $I_{SENSEMAX}$; R_L = 4.3 Ω			100	μ
t _{DSENSE2L}	Current sense turn-off delay time from falling edge of INPUT	V_{IN} = 5 V to 0 V; V_{SEn} = 5 V; R_{SENSE} = 1 k Ω ; R_L = 4.3 Ω		50	250	μ
MultiSense timings (Figure 8. Multisense timings (chip temp	erature	and V	_{CC} sens	se
^t DSENSE3H	V _{SENSE_TC} settling time from rising edge of SEn	$V_{SEn} = 0 \text{ V to 5 V; } V_{SEL0} = 0 \text{ V;}$ $V_{SEL1} = 5 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega$			60	μ
t _{DSENSE3L}	V _{SENSE_TC} disable delay time from falling edge of SEn	V_{SEn} = 5 V to 0 V; V_{SEL0} = 0 V; V_{SEL1} = 5 V; R_{SENSE} = 1 k Ω			20	μ
NultiSense timings (V _C	C voltage sense mode - see Figure	8. Multisense timings (chip temperature	and Vo	_{CC} sens	se mode	e)) (
^t DSENSE4H	V _{SENSE_VCC} settling time from rising edge of SEn	$V_{SEn} = 0 \text{ V to 5 V; } V_{SEL0} = 5 \text{ V;}$ $V_{SEL1} = 5 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega$			60	μ
t _{DSENSE4L}	V _{SENSE_VCC} disable delay time from falling edge of SEn	$V_{SEn} = 5 \text{ V to } 0 \text{ V; } V_{SEL0} = 5 \text{ V;}$ $V_{SEL1} = 5 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega$			20	Ļ
	MultiSense timings (Multiplexer transition times)(4)				
t _{D_CStoTC}	MultiSense transition delay from current sense to T _C sense	$V_{IN} = 5 \text{ V}; V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V};$ $V_{SEL1} = 0 \text{ V} \text{ to 5 V}; I_{OUT} = 1.5 \text{ A};$ $R_{SENSE} = 1 \text{ k}\Omega$			60	Ļ
t _{D_TCto} cs	MultiSense transition delay from T _C sense to current sense	$V_{IN} = 5 \text{ V}; V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V};$ $V_{SEL1} = 5 \text{ V} \text{ to } 0 \text{ V}; I_{OUT} = 1.5 \text{ A};$ $R_{SENSE} = 1 \text{ k}\Omega$			20	Ļ

DS10831 - Rev 4 page 11/45



7 V < V _{CC} < 18 V; -40°C < T _j < 150°C						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{D_} cstovcc	MultiSense transition delay from current sense to V _{CC} sense	$V_{IN} = 5 \text{ V}; V_{SEn} = 5 \text{ V}; V_{SEL0} = 5 \text{ V}; V_{SEL1} = 0 \text{ V} \text{ to 5 V}; I_{OUT} = 1.5 \text{ A}; R_{SENSE} = 1 \text{ k}\Omega$			60	μs
t _{D_} vcctocs	MultiSense transition delay from V _{CC} sense to current sense	$V_{IN} = 5 \text{ V}; V_{SEn} = 5 \text{ V}; V_{SEL0} = 5 \text{ V}; V_{SEL1} = 5 \text{ V} \text{ to 0 V}; I_{OUT} = 1.5 \text{ A}; R_{SENSE} = 1 \text{ k}\Omega$			20	μs
t _{D_TCto} vcc	MultiSense transition delay from T _C sense to V _{CC} sense	V_{CC} = 13 V; T_j = 125°C; V_{SEn} = 5 V; V_{SEL0} = 0 V to 5 V; V_{SEL1} = 5 V; R_{SENSE} = 1 k Ω			20	μs
t _{D_VCCto} TC	MultiSense transition delay from V _{CC} sense to T _C sense	V_{CC} = 13 V; T_j = 125°C; V_{SEn} = 5 V; V_{SEL0} = 5 V to 0 V; V_{SEL1} = 5 V; R_{SENSE} = 1 k Ω			20	μs

- 1. Parameter specified by design; not subject to production test.
- 2. All values refer to V_{CC} = 13 V; T_j = 25°C, unless otherwise specified.
- 3. V_{CC} sensing and T_C are referred to GND potential.
- 4. Transition delays are measured up to +/- 10% of final conditions.




Figure 4. I_{OUT}/I_{SENSE} versus I_{OUT}

DS10831 - Rev 4 page 12/45







Figure 5. Current sense accuracy versus I_{OUT}

Figure 6. Switching time and pulse skew



DS10831 - Rev 4 page 13/45







Figure 7. MultiSense timings (current sense mode)

Figure 8. Multisense timings (chip temperature and V_{CC} sense mode)




GAPGCFT00319

DS10831 - Rev 4 page 14/45



Figure 9. T_{DSTKON}



GAPG2609141140CFT

Table 10. Truth table

Mode	Conditions	IN _X	FR	SEn	SELX	OUT _X	MultiSense	Comments
Standby	All logic inputs low	L	L	L	L	L	Hi-Z	Low quiescent current consumption
		L	Х			L	See (1)	
Normal	Nominal load connected; T _i < 150 °C	Н	L	Se	See ⁽¹⁾		See (1)	Outputs configured for auto-restart
	,	Н	Н				See (1)	Outputs configured for Latch-off
	Overload or short to GND causing: T _j > T _{TSD} or	L	Х				See (1)	
Overload		Н	L	See (1)		Н	See (1)	Output cycles with temperature hysteresis
	$\Delta T_j > \Delta T_{j_SD}$	Н	Н			L	See (1)	Output latches-off
Undervoltage	V _{CC} < V _{USD} (falling)	х	х	x	x	L L	Hi-Z Hi-Z	Re-start when V _{CC} > V _{USD} + V _{USDhyst} (rising)
OFF-state	Short to V _{CC}	L	Х	0 (1)		Н	See (1)	Cobinyot C
diagnostics	Open-load	L	Х	36	See (1)		See (1)	External pull-up
Negative output voltage	Inductive loads turn-off	L	Х	Se	e ⁽¹⁾	< 0 V	See (1)	

^{1.} Refer to Table 11. MultiSense multiplexer addressing

Table 11. MultiSense multiplexer addressing

SEn	SEL.	SEL.	MUX channel	MultiSense output				
SEn SEL1 SE	SLL ₀	WOX Chainlei	Normal mode	Overload	OFF-state diag. ⁽¹⁾	Negative output		
L	Х	Х		Hi-Z				

DS10831 - Rev 4 page 15/45




SE _n	SEL.	SEL	MUX channel		MultiSense	output	
SEII	JEL1	3220	WOX Chainlei	Normal mode	Overload	OFF-state diag. ⁽¹⁾	Negative output
Н	L	L	Output diagnostic	= 1/K *	V _{SENSE} = V _{SENSEH}	V= V	Hi-Z
Н	L	Н		ISENSE - I/K TOUT	VSENSE - VSENSEH	VSENSE - VSENSEH	П-Z
Н	Н	L	T _{CHIP} Sense	V _{SENSE} = V _{SENSE_TC}			
Н	Н	Н	V _{CC} Sense	V _{SENSE} = V _{SENSE_VCC}			

In case the output channel corresponding to the selected MUX channel is latched off while the relevant input is low, Multisense pin delivers feedback according to OFF-State diagnostic. Example 1: FR = 1; IN = 0; OUT = L (latched); MUX channel = channel 0 diagnostic; Mutisense = 0. Example 2: FR = 1; IN = 0; OUT = latched, V_{OUT} > V_{OL}; MUX channel = channel 0 diagnostic; Mutisense = V_{SENSEH}

2.4 Waveforms

Figure 10. Latch functionality - behavior in hard short-circuit condition ($T_{AMB} \ll T_{TSD}$)



GADG1703171451PS


DS10831 - Rev 4 page 16/45



Sense enable Logic high Input Logic high t > t_{latch RST} Fault Reset $\mathsf{I}_{\mathsf{lim}_{\mathsf{H}}}$ Output current l_{lim} T_{TSD} T_R -Thermal shut down cycling in AutoRestart mode Junction temperature T_{AMB} Internal fault detection Logic high Hard short circuit Output Voltage Vout <5V Vout < 5V $V_{\text{sense}_{\text{H}}}$ Multisense voltage

Figure 11. Latch functionality - behavior in hard short-circuit condition

Figure 12. Latch functionality - behavior in hard short-circuit condition (autorestart mode + latch off)



GADG2103171742PS

DS10831 - Rev 4





Figure 13. Standby mode activation








DS10831 - Rev 4 page 18/45




2.5 Electrical characteristics curves













DS10831 - Rev 4 page 19/45





















DS10831 - Rev 4 page 20/45




















DS10831 - Rev 4 page 21/45











DS10831 - Rev 4 page 22/45



3 Protections

3.1 Power limitation

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing ΔT_j through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as ΔT_j exceeds the safety level of ΔT_{j_SD} . According to the voltage level on the FaultRST pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled (FaultRST = Low) or remains off (FaultRST = High). The protection prevents fast thermal transient effects and, consequently, reduces thermomechanical fatigue.

3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175° C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the FaultRST pin, the device switches on again as soon as its junction temperature drops to T_R (FaultRST = Low) or remains off (FaultRST = High).

3.3 Current limitation

The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level, I_{LIMH}, by operating the output power MOSFET in the active region.

3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches a negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value, V_{DEMAG}, allowing the inductor energy to be dissipated without damaging the device.

DS10831 - Rev 4 page 23/45

GAPGCFT00809



4 Application information




Figure 35. Application diagram

4.1 GND protection network against reverse battery

Reprot SEn OUTPUT OUTPU

Figure 36. Simplified internal structure

DS10831 - Rev 4 page 24/45



4.1.1 Diode (DGND) in the ground line

A resistor (typ. $R_{GND} = 4.7 \text{ k}\Omega$) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift (≈600 mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift does not vary if more than one HSD shares the same diode/resistor network.

4.2 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the V_{CC} pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in Table 12. ISO 7637-2 - electrical transient conduction along supply line.

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through V_{CC} and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Test Pulse 2011(E)	Test pulse severity level with Status II functional performance status		Minimum number of pulses or test time			Pulse duration and pulse generator internal	
	Level	U _S ⁽¹⁾	time	min	max	impedance	
1	III	-112 V	500 pulses	0.5 s		2 ms, 10 Ω	
2a	III	+55 V	500 pulses	0.2 s	5 s	50 μs, 2 Ω	
3a	IV	-220 V	1h	90 ms	100 ms	0.1 μs, 50 Ω	
3b	IV	+150 V	1h	90 ms	100 ms	0.1 μs, 50 Ω	
4 (2)	IV	-7 V	1 pulse			100 ms, 0.01 Ω	
	Load dump according to ISO 16750-2:2010						
Test B (3)		40 V	5 pulse	1 min		400 ms, 2 Ω	

Table 12. ISO 7637-2 - electrical transient conduction along supply line

4.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line both to prevent the microcontroller I/O pins from latching-up and to protect the HSD inputs.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation

 $V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$ Calculation example: For $V_{CCpeak} = -150 \text{ V}$; $I_{latchup} \ge 20 \text{ mA}$; $V_{OH\mu C} \ge 4.5 \text{ V}$

 $7.5 \text{ k}\Omega \leq R_{\text{prot}} \leq 140 \text{ k}\Omega.$

DS10831 - Rev 4 page 25/45

^{1.} U_S is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.

^{2.} Test pulse from ISO 7637-2:2004(E).

^{3.} With 40 V external suppressor referred to ground (-40°C < T_j < 150 °C).



Recommended values: $R_{prot} = 15 \text{ k}\Omega$

4.4 Multisense - analog current sense

Diagnostic information on device and load status are provided by an analog output pin (MultiSense) delivering the following signals:

- · Current monitor: current mirror of channel output current
- V_{CC} monitor: voltage propotional to V_{CC}
- T_{CASE}: voltage propotional to chip temperature

Those signals are routed through an analog multiplexer which is configured and controlled by means of SELx and SEn pins, according to the address map in *MultiSense multiplexer addressing Table*.




Figure 37. MultiSense and diagnostic - block diagram

DS10831 - Rev 4 page 26/45

GAPGCFT01040



4.4.1 Principle of Multisense signal generation

Sense MOS

Main MOS

Vec

Current sense

Vec

What Monitor

Temperature monitor

Multisense Switch Block

Fault

Reprot

Resense

Figure 38. MultiSense block diagram

Current monitor

When current mode is selected in the MultiSense, this output is capable to provide:

- Current mirror proportional to the load current in normal operation, delivering current proportional to the load according to known ratio named K
- Diagnostics flag in fault conditions delivering fixed voltage V_{SENSEH}

The current delivered by the current sense circuit, I_{SENSE} , can be easily converted to a voltage V_{SENSE} by using an external sense resistor, R_{SENSE} , allowing continuous load monitoring and abnormal condition detection.

Normal operation (channel ON, no fault, SEn active)

While device is operating in normal conditions (no fault intervention), V_{SENSE} calculation can be done using simple equations

Current provided by MultiSense output: I_{SENSE} = I_{OUT}/K

Voltage on R_{SENSE}: V_{SENSE} = R_{SENSE} · I_{SENSE} = R_{SENSE} · I_{OUT}/K

Where:

- V_{SENSE} is voltage measurable on R_{SENSE} resistor
- I_{SENSE} is current provided from MultiSense pin in current output mode
- I_{OUT} is current flowing through output

DS10831 - Rev 4 page 27/45

GAPGCFT00635



K factor represents the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric
factor spread, current sense amplifier offset and process parameters spread of overall circuitry specifying
ratio between I_{OUT} and I_{SENSE}.

Failure flag indication

In case of power limitation/overtemperature, the fault is indicated by the MultiSense pin which is switched to a "current limited" voltage source, V_{SENSEH}.

In any case, the current sourced by the MultiSense in this condition is limited to I_{SENSEH}.

The typical behavior in case of overload or hard short circuit is shown in Waveforms section.

Rpull-up GND GND Microcontroller 15k INPUT Logic OUT SEL OUTPUT OUTPUT OUT Multisense 15k ADC in 15k Rsense _ 10nF/100V 15k CEXT GND GND GND GND GND

Figure 39. Analogue HSD - open-load detection in off-state

DS10831 - Rev 4 page 28/45

Downloaded from Arrow.com.




Figure 40. Open-load / short to V_{CC} condition

Table 13. MultiSense pin levels in off-state

Condition	Output	MultiSense	SEn	
	V _{OUT} > V _{OL}	Hi-Z	L	
Open-load	VOUI > VOL	V _{SENSEH}	Н	
Open-load	V	V	Hi-Z	L
	V _{OUT} < V _{OL}	0	Н	
Short to V_{CC} $V_{OUT} > V_{OL}$		Hi-Z	L	
Short to ACC	V _{OUT} > V _{OL}	V _{SENSEH}	Н	
Nominal	V _{OUT} < V _{OL}	Hi-Z	L	
Nominai	VOUI VOL	0	Н	

4.4.2 TCASE and VCC monitor

In this case, MultiSense output operates in voltage mode and output level is referred to device GND. Care must be taken in case a GND network protection is used, because a voltage shift is generated between the device GND and the microcontroller input GND reference.

Figure 41. GND voltage shift shows the link between V_{MEASURED} and the real V_{SENSE} signal.

DS10831 - Rev 4 page 29/45



Figure 41. GND voltage shift

GAPGCFT01136

V_{CC} monitor

Battery monitoring channel provides $V_{SENSE} = V_{CC} / 4$.

Case temperature monitor

Case temperature monitor is capable of providing information about the actual device temperature. Since a diode is used for temperature sensing, the following equation describes the link between temperature and output V_{SENSE} level:

 $V_{SENSE_TC}(T) = V_{SENSE_TC}(T_0) + dV_{SENSE_TC} / dT * (T - T_0)$ where $dV_{SENSE_TC} / dT \sim typically -5.5 mV/K (for temperature range (-40 °C to 150 °C)).$

4.4.3 Short to VCC and OFF-state open-load detection

Short to V_{CC}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU} .

It is preferable that V_{PU} is switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

R_{PU} must be selected in order to ensure V_{OUT} > V_{OLmax} in accordance with the following equation:

Equation


$$R_{\rm PU} < \frac{V_{\rm PU} - 4}{I_{L({\rm off2}){\rm min}~@~4V}}$$

DS10831 - Rev 4 page 30/45



5 Maximum demagnetization energy (VCC = 16 V)

Figure 43. Maximum turn off current versus inductance



Note: Values are generated with $R_L = 0 \Omega$.

In case of repetitive pulses, T_{jstart} (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

DS10831 - Rev 4 page 31/45



6 Package and PCB thermal data

6.1 PowerSSO-16 thermal data

Figure 44. PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)




Figure 45. PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)




Table 14. PCB properties

Dimension	Value
Board finish thickness	1.6 mm +/- 10%
Board dimension	77 mm x 86 mm
Board Material	FR4
Copper thickness (top and bottom layers)	0.070 mm
Copper thickness (inner layers)	0.035 mm
Thermal vias separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Copper thickness on vias	0.025 mm
Footprint dimension (top layer)	2.2 mm x 3.9 mm
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm ² or 8 cm ²

DS10831 - Rev 4 page 32/45

page 33/45







Figure 46. $R_{thj\text{-}amb}$ vs PCB copper area in open box free air condition






Equation: pulse calculation formula

$$Z_{TH\delta}$$
 = $R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$
where δ = t_P/T

DS10831 - Rev 4



Figure 48. Thermal fitting model for PowerSSO-16



TAPG2001151031CFT

Note: The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 15. Thermal parameters

Area/island (cm²)	Footprint	2	8	4L
R1 (°C/W)	1.2			
R2 (°C/W)	2.4			
R3 (°C/W)	7	7	7	5
R4 (°C/W)	14	6	6	4
R5 (°C/W)	30	20	10	3
R6 (°C/W)	26	20	18	7
C1 (W.s/°C)	0.001			
C2 (W.s/°C)	0.025			
C3 (W.s/°C)	0.1			
C4 (W.s/°C)	0.2	0.3	0.3	0.4
C5 (W.s/°C)	0.4	1	1	4
C6 (W.s/°C)	3	5	7	18

DS10831 - Rev 4 page 34/45



7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Figure 49. PowerSSO-16 package outline

7.1 PowerSSO-16 package information

Bottom view


D2


P 999 @CABD


P 999 @CABD

Section A-A

E2







GAPG1605141159CFT

Table 16. PowerSSO-16 mechanical data

	Dimensions Millimeters			
Ref.				
	Min.	Тур.	Max.	
Θ	0°		8°	
Θ1	0°			
Θ2	5°		15°	
Θ3	5°		15°	

DS10831 - Rev 4 page 35/45




	Dimensions			
Ref.		Millimeters		
	Min.	Тур.	Max.	
А			1.70	
A1	0.00		0.10	
A2	1.10		1.60	
b	0.20		0.30	
b1	0.20	0.25	0.28	
С	0.19		0.25	
c1	0.19	0.20	0.23	
D	'	4.9 BSC		
D1	2.90		3.50	
е	0.50 BSC			
Е	6.00 BSC			
E1		3.90 BSC		
E2	2.20		2.80	
h	0.25		0.50	
L	0.40	0.60	0.85	
L1		1.00 REF		
N		16		
R	0.07			
R1	0.07			
S	0.20			
	Tolerance of for	m and position	'	
aaa		0.10		
bbb		0.10		
ccc	0.08			
ddd		0.08		
eee	0.10			
fff	0.10			
999	0.15			

DS10831 - Rev 4 page 36/45



PowerSSO-16 packing information 7.2

Figure 50. PowerSSO-16 reel 13"



TAPG2004151655CFT

Table 17. Reel dimensions

Description	Value ⁽¹⁾
Base quantity	2500
Bulk quantity	2500
A (max)	330
B (min)	1.5
C (+0.5, -0.2)	13
D (min)	20.2
N	100
W1 (+2 /-0)	12.4
W2 (max)	18.4

1. All dimensions are in mm.

Downloaded from Arrow.com.



P₂ P₀ 4.0 ±0.05

Ø 1.55 ±0.05

X

P₁ P₀ A₀ ±0.1

F W

SECTION X - X

REF 4.18

SECTION Y - Y

GAPG2204151242CFT


Figure 51. PowerSSO-16 carrier tape

Table 18. PowerSSO-16 carrier tape dimensions

Description	Value ⁽¹⁾
A ₀	6.50 ± 0.1
B ₀	5.25 ± 0.1
Κ ₀	2.10 ± 0.1
K ₁	1.80 ± 0.1
F	5.50 ± 0.1
P ₁	8.00 ± 0.1
W	12.00 ± 0.3

1. All dimensions are in mm.


Figure 52. PowerSSO-16 schematic drawing of leader and trailer tape





7.3 PowerSSO-16 marking information

Figure 53. PowerSSO-16 marking information



GADG0310161234SMD

Parts marked as '&' are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

DS10831 - Rev 4 page 39/45



8 Order codes

Table 19. Device summary

Package	Order codes
	Tape and reel
PowerSSO-16	VN7020AJTR

DS10831 - Rev 4 page 40/45



Revision history

Table 20. Document revision history

Date	Revision	Changes
25-May-2015	1	Initial release.
02-Oct-2016	2	Updated the following: Features list on the cover page Figure 52: "PowerSSO-16 marking information"
02-Dec-2016	3	Updated the Current sense ratio drift I _{OUT} value in <i>Table 9: "MultiSense"</i> . Modified note in <i>Section 7.3: "PowerSSO-16 marking information"</i> .
29-Jun-2018	4	Minor text change in Section 4.4.2 T _{CASE} and V _{CC} monitor.



List of tables

Table 1.	Pin functions	. 3
Table 2.	Suggested connections for unused and not connected pins	. 4
Table 3.	Absolute maximum ratings	. 5
Table 4.	Thermal data	. 6
Table 5.	Power section	. 6
Table 6.	Switching	. 7
Table 7.	Logic inputs	. 8
Table 8.	Protections	. 9
Table 9.	MultiSense	. 9
Table 10.	Truth table	15
Table 11.	MultiSense multiplexer addressing	15
Table 12.	ISO 7637-2 - electrical transient conduction along supply line	25
Table 13.	MultiSense pin levels in off-state	29
Table 14.	PCB properties	32
Table 15.	Thermal parameters	34
Table 16.	PowerSSO-16 mechanical data	35
Table 17.	Reel dimensions	37
Table 18.	PowerSSO-16 carrier tape dimensions	38
Table 19.	Device summary	40
Table 20.	Document revision history	41



List of figures

Figure 1.	Block diagram	
Figure 2.	Configuration diagram (top view)	4
Figure 3.	Current and voltage conventions	5
Figure 4.	I _{OUT} /I _{SENSE} versus I _{OUT}	12
Figure 5.	Current sense accuracy versus I _{OUT}	13
Figure 6.	Switching time and pulse skew	13
Figure 7.	MultiSense timings (current sense mode)	14
Figure 8.	Multisense timings (chip temperature and V _{CC} sense mode)	14
Figure 9.	T _{DSTKON}	
Figure 10.	Latch functionality - behavior in hard short-circuit condition (T _{AMB} << T _{TSD})	
Figure 11.	Latch functionality - behavior in hard short-circuit condition	
Figure 12.	Latch functionality - behavior in hard short-circuit condition (autorestart mode + latch off)	
Figure 13.	Standby mode activation	
Figure 14.	Standby state diagram.	
Figure 15.	OFF-state output current	
Figure 16.	Standby current	
Figure 17.	I _{GND(ON)} vs. I _{out}	
Figure 18.	Logic Input high level voltage	
Figure 19.	Logic Input low level voltage.	
Figure 20.	High level logic input current.	
Figure 21.	Low level logic input current	
Figure 22.	Logic Input hysteresis voltage	
Figure 23.	FaultRST Input clamp voltage	
Figure 24.	Undervoltage shutdown	
Figure 25.	On-state resistance vs. T _{case}	
Figure 26.	On-state resistance vs. V _{CC}	
Figure 27.	Turn-on voltage slope	
Figure 28.	Turn-off voltage slope	
Figure 29.	Won vs. T _{case}	
Figure 30.	Woff vs. T _{case}	
Figure 31.	I _{LIMH} vs. T _{case}	
Figure 32.	OFF-state open-load voltage detection threshold	
Figure 33.	V _{sense} clamp vs. T _{case}	
Figure 34.	V _{senseh} vs. T _{case}	
Figure 35.	Application diagram	
Figure 36. Figure 37.	MultiSense and diagnostic – block diagram	
Figure 37.	MultiSense block diagram	
Figure 39.	Analogue HSD – open-load detection in off-state	
Figure 40.	Open-load / short to V _{CC} condition	
Figure 41.	GND voltage shift	
Figure 41.	Maximum turn off current versus inductance	
Figure 44.	PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)	
Figure 44.	PowerSSO-16 on four-layers PCB (2s0p to JEDEC JESD 51-5)	
Figure 46.	R _{thi-amb} vs PCB copper area in open box free air condition	
_	PowerSSO-16 thermal impedance junction ambient single pulse.	
Figure 47. Figure 48.	Thermal fitting model for PowerSSO-16	
Figure 49.	PowerSSO-16 package outline	
Figure 50.	PowerSSO-16 reel 13"	
Figure 51.	PowerSSO-16 carrier tape	





List of figures

Figure 52.	PowerSSO-16 schematic drawing of leader and trailer tape	38
Figure 53.	PowerSSO-16 marking information	39



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS10831 - Rev 4 page 45/45