

TABLE OF CONTENTS

Features	1	Typical Application Circuits	11
Applications.....	1	Theory of Operation	12
General Description	1	Overview	12
Functional Block Diagram	1	Gain.....	12
Revision History	2	Pop-and-Click Suppression	12
Specifications.....	3	Output Modulation Description	12
Absolute Maximum Ratings.....	4	Layout	13
Thermal Resistance	4	Input Capacitor Selection.....	13
ESD Caution.....	4	Proper Power Supply Decoupling	13
Pin Configuration and Function Descriptions.....	5	Outline Dimensions	14
Typical Performance Characteristics	6	Ordering Guide	14

REVISION HISTORY

8/08—Rev. 0 to Rev. A	
Changes to Efficiency and Total Harmonic Distortion + Noise Parameters	3
Changes to Ordering Guide	14
2/08—Revision 0: Initial Version	

SPECIFICATIONS

$V_{DD} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$, $R_L = 8\ \Omega + 33\ \mu\text{H}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions ¹	Min	Typ	Max	Unit
DEVICE CHARACTERISTICS						
Output Power	P_O	$R_L = 8\ \Omega$, THD = 1%, $f = 1\text{ kHz}$, 20 kHz BW, $V_{DD} = 5.0\text{ V}$		1.48		W
		$R_L = 8\ \Omega$, THD = 1%, $f = 1\text{ kHz}$, 20 kHz BW, $V_{DD} = 3.6\text{ V}$		0.75		W
		$R_L = 8\ \Omega$, THD = 10%, $f = 1\text{ kHz}$, 20 kHz BW, $V_{DD} = 5.0\text{ V}$		1.84		W
		$R_L = 8\ \Omega$, THD = 10%, $f = 1\text{ kHz}$, 20 kHz BW, $V_{DD} = 3.6\text{ V}$		0.94		W
		$R_L = 4\ \Omega$, THD = 1%, $f = 1\text{ kHz}$, 20 kHz BW, $V_{DD} = 5.0\text{ V}$		2.72		W
		$R_L = 4\ \Omega$, THD = 1%, $f = 1\text{ kHz}$, 20 kHz BW, $V_{DD} = 3.6\text{ V}$		1.38		W
		$R_L = 4\ \Omega$, THD = 10%, $f = 1\text{ kHz}$, 20 kHz BW, $V_{DD} = 5.0\text{ V}$		3.40 ²		W
		$R_L = 4\ \Omega$, THD = 10%, $f = 1\text{ kHz}$, 20 kHz BW, $V_{DD} = 3.6\text{ V}$		1.72		W
		$R_L = 3\ \Omega$, THD = 1%, $f = 1\text{ kHz}$, 20 kHz BW, $V_{DD} = 5.0\text{ V}$		3.43		W
		$R_L = 3\ \Omega$, THD = 1%, $f = 1\text{ kHz}$, 20 kHz BW, $V_{DD} = 3.6\text{ V}$		1.72		W
		$R_L = 3\ \Omega$, THD = 10%, $f = 1\text{ kHz}$, 20 kHz BW, $V_{DD} = 5.0\text{ V}$		4.28 ²		W
		$R_L = 3\ \Omega$, THD = 10%, $f = 1\text{ kHz}$, 20 kHz BW, $V_{DD} = 3.6\text{ V}$		2.14		W
Efficiency	η	$P_O = 1.4\text{ W}$, $R_L = 8\ \Omega + 33\ \mu\text{H}$, $V_{DD} = 5.0\text{ V}$		93		%
Total Harmonic Distortion + Noise	THD + N	$P_O = 1\text{ W}$, $R_L = 8\ \Omega + 33\ \mu\text{H}$, $f = 1\text{ kHz}$, $V_{DD} = 5.0\text{ V}$		0.004		%
		$P_O = 0.5\text{ W}$, $R_L = 8\ \Omega + 33\ \mu\text{H}$, $f = 1\text{ kHz}$, $V_{DD} = 3.6\text{ V}$		0.004		%
Input Common-Mode Voltage Range	V_{CM}		1.0		$V_{DD} - 1.0$	V
Common-Mode Rejection Ratio	CMRR_{GSM}	$V_{CM} = 2.5\text{ V} \pm 100\text{ mV}$ at 217 Hz, output referred		55		dB
Average Switching Frequency	f_{SW}			280		kHz
Differential Output Offset Voltage	V_{OOS}	Gain = 6 dB		2.0		mV
POWER SUPPLY						
Supply Voltage Range	V_{DD}	Guaranteed from PSRR test	2.5		5.5	V
Power Supply Rejection Ratio	PSRR	$V_{DD} = 2.5\text{ V}$ to 5.0 V , dc input floating	70	85		dB
	PSRR_{GSM}	$V_{\text{RIPPLE}} = 100\text{ mV}$ at 217 Hz, inputs ac GND, $C_{\text{IN}} = 0.1\ \mu\text{F}$		60		dB
Supply Current	I_{SY}	$V_{\text{IN}} = 0\text{ V}$, no load, $V_{DD} = 5.0\text{ V}$		3.2		mA
		$V_{\text{IN}} = 0\text{ V}$, no load, $V_{DD} = 3.6\text{ V}$		2.8		mA
		$V_{\text{IN}} = 0\text{ V}$, no load, $V_{DD} = 2.5\text{ V}$		2.4		mA
		$V_{\text{IN}} = 0\text{ V}$, load = $8\ \Omega + 33\ \mu\text{H}$, $V_{DD} = 5.0\text{ V}$		3.3		mA
		$V_{\text{IN}} = 0\text{ V}$, load = $8\ \Omega + 33\ \mu\text{H}$, $V_{DD} = 3.6\text{ V}$		2.9		mA
		$V_{\text{IN}} = 0\text{ V}$, load = $8\ \Omega + 33\ \mu\text{H}$, $V_{DD} = 2.5\text{ V}$		2.4		mA
Shutdown Current	I_{SD}	$\overline{\text{SD}} = \text{GND}$		20		nA
GAIN CONTROL						
Closed-Loop Gain	Gain			6		dB
Differential Input Impedance	Z_{IN}	$\overline{\text{SD}} = V_{DD}$		80		k Ω
SHUTDOWN CONTROL						
Input Voltage High	V_{IH}	$I_{\text{SY}} \geq 1\text{ mA}$		1.2		V
Input Voltage Low	V_{IL}	$I_{\text{SY}} \leq 300\text{ nA}$		0.5		V
Turn-On Time	t_{WU}	$\overline{\text{SD}}$ rising edge from GND to V_{DD}		7		ms
Turn-Off Time	t_{SD}	$\overline{\text{SD}}$ falling edge from V_{DD} to GND		5		μs
Output Impedance	Z_{OUT}	$\overline{\text{SD}} = \text{GND}$		>100		k Ω
NOISE PERFORMANCE						
Output Voltage Noise	e_n	$V_{DD} = 3.6\text{ V}$, $f = 20\text{ Hz}$ to 20 kHz , inputs are ac-grounded, gain = 6 dB, A-weighted		21		$\mu\text{V rms}$
Signal-to-Noise Ratio	SNR	$P_O = 1.4\text{ W}$, $R_L = 8\ \Omega$		103		dB

¹ Note that although the SSM2315 has good audio quality above 3 W, continuous output power beyond 3 W must be avoided due to device packaging limitations.

² This value represents measured performance; packaging limitations must not be exceeded.

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings apply at 25°C, unless otherwise noted.

Table 2.

Parameter	Rating
Supply Voltage	6 V
Input Voltage	V_{DD}
Common-Mode Input Voltage	V_{DD}
Continuous Output Power	3 W
Storage Temperature Range	–65°C to +150°C
Operating Temperature Range	–40°C to +85°C
Junction Temperature Range	–65°C to +165°C
Lead Temperature (Soldering, 60 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

Package Type	PCB	θ_{JA}	θ_{JB}	Unit
9-ball, 1.5 mm × 1.5 mm WLCSP	1SOP	162	39	°C/W
	2SOP	76	21	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
















Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
2C	SD	Shutdown Input. Active low digital input.
2A	GND	Ground.
1A	IN+	Noninverting Input.
1C	IN–	Inverting Input.
3C	OUT+	Noninverting Output.
1B	VDD	Power Supply.
3B	GND	Ground.
3A	OUT–	Inverting Output.
2B	PVDD	Power Supply.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 3. THD + N vs. Output Power, $R_L = 8\Omega + 33\mu H$, Gain = 6 dBFigure 6. THD + N vs. Frequency, $V_{DD} = 5V$, $R_L = 8\Omega + 33\mu H$, Gain = 6 dBFigure 4. THD + N vs. Output Power, $R_L = 4\Omega + 33\mu H$, Gain = 6 dBFigure 7. THD + N vs. Frequency, $V_{DD} = 5V$, $R_L = 4\Omega + 33\mu H$, Gain = 6 dBFigure 5. THD + N vs. Output Power, $R_L = 3\Omega + 33\mu H$, Gain = 6 dBFigure 8. THD + N vs. Frequency, $V_{DD} = 5V$, $R_L = 3\Omega + 33\mu H$, Gain = 6 dB

Figure 9. THD + N vs. Frequency, $V_{DD} = 3.6V$, $R_L = 8\Omega + 33\mu H$, Gain = 6 dBFigure 12. THD + N vs. Frequency, $V_{DD} = 2.5V$, $R_L = 8\Omega + 33\mu H$, Gain = 6 dBFigure 10. THD + N vs. Frequency, $V_{DD} = 3.6V$, $R_L = 4\Omega + 33\mu H$, Gain = 6 dBFigure 13. THD + N vs. Frequency, $V_{DD} = 2.5V$, $R_L = 4\Omega + 33\mu H$, Gain = 6 dBFigure 11. THD + N vs. Frequency, $V_{DD} = 3.6V$, $R_L = 3\Omega + 33\mu H$, Gain = 6 dBFigure 14. THD + N vs. Frequency, $V_{DD} = 2.5V$, $R_L = 3\Omega + 33\mu H$, Gain = 6 dB















Figure 15. Supply Current vs. Supply Voltage

Figure 18. Maximum Output Power vs. Supply Voltage,
 $R_L = 3\Omega + 33\mu H$, Gain = 6 dBFigure 16. Maximum Output Power vs. Supply Voltage,
 $R_L = 8\Omega + 33\mu H$, Gain = 6 dBFigure 19. Efficiency vs. Output Power, $R_L = 8\Omega + 33\mu H$ Figure 17. Maximum Output Power vs. Supply Voltage,
 $R_L = 4\Omega + 33\mu H$, Gain = 6 dBFigure 20. Efficiency vs. Output Power, $R_L = 4\Omega + 33\mu H$

Figure 21. Power Dissipation vs. Output Power, $R_L = 8\Omega + 33\mu H$ at $V_{DD} = 5.0V$ Figure 24. Power Dissipation vs. Output Power, $R_L = 4\Omega + 33\mu H$ at $V_{DD} = 3.6V$ Figure 22. Power Dissipation vs. Output Power, $R_L = 4\Omega + 33\mu H$ at $V_{DD} = 5.0V$ Figure 25. Supply Current vs. Output Power, $R_L = 8\Omega + 33\mu H$ Figure 23. Power Dissipation vs. Output Power, $R_L = 8\Omega + 33\mu H$ at $V_{DD} = 3.6V$ Figure 26. Supply Current vs. Output Power, $R_L = 4\Omega + 33\mu H$




Figure 27. Power Supply Rejection Ratio (PSRR) vs. Frequency




Figure 29. Turn-On Response




Figure 28. Common-Mode Rejection Ratio (CMRR) vs. Frequency





Figure 30. Turn-Off Response

TYPICAL APPLICATION CIRCUITS

EXTERNAL GAIN SETTINGS = $160\text{k}\Omega / (80\text{k}\Omega + R_{\text{EXT}})$ 

*INPUT CAPS ARE OPTIONAL IF INPUT DC COMMON-MODE VOLTAGE IS APPROXIMATELY $V_{\text{DD}}/2$.

Figure 31. Differential Input Configuration, User-Adjustable Gain

06857-031


EXTERNAL GAIN SETTINGS = $160\text{k}\Omega / (80\text{k}\Omega + R_{\text{EXT}})$ 

Figure 32. Single-Ended Input Configuration, User-Adjustable Gain

06857-032

THEORY OF OPERATION

OVERVIEW

The SSM2315 mono Class-D audio amplifier features a filterless modulation scheme that greatly reduces the external component count, conserving board space and, thus, reducing systems cost. The SSM2315 does not require an output filter but, instead, relies on the inherent inductance of the speaker coil and the natural filtering of the speaker and human ear to fully recover the audio component of the square wave output. Most Class-D amplifiers use some variation of pulse-width modulation (PWM), but the SSM2315 uses a Σ - Δ modulation to determine the switching pattern of the output devices, resulting in a number of important benefits. Σ - Δ modulators do not produce a sharp peak with many harmonics in the AM frequency band, as pulse-width modulators often do. Σ - Δ modulation provides the benefits of reducing the amplitude of spectral components at high frequencies, that is, reducing EMI emission that may otherwise be radiated by speakers and long cable traces. The SSM2315 does not require external EMI filtering for twisted speaker cable lengths shorter than 10 cm. Due to the inherent spread spectrum nature of Σ - Δ modulation, the need for oscillator synchronization is eliminated for designs incorporating multiple SSM2315 amplifiers.

The SSM2315 also offers protection circuits for overcurrent and temperature protection.

GAIN

The SSM2315 has a default gain of 6 dB that can be reduced by using a pair of external resistors with a value calculated as follows:

$$\text{External Gain Settings} = 160 \text{ k}\Omega / (80 \text{ k}\Omega + R_{EXT})$$

POP-AND-CLICK SUPPRESSION

Voltage transients at the output of audio amplifiers may occur when shutdown is activated or deactivated. Voltage transients as low as 10 mV can be heard as an audio pop in the speaker. Clicks and pops can also be classified as undesirable audible transients generated by the amplifier system and, therefore, as not coming from the system input signal. Such transients may be generated when the amplifier system changes its operating mode. For example, the following may be sources of audible transients: system power-up and power-down, mute and unmute, input source change, and sample rate change. The SSM2315 has a pop-and-click suppression architecture that reduces these output transients, resulting in noiseless activation and deactivation.

OUTPUT MODULATION DESCRIPTION

The SSM2315 uses three-level, Σ - Δ output modulation. Each output can swing from GND to VDD and vice versa. Ideally, when no input signal is present, the output differential voltage is 0 V because there is no need to generate a pulse. In a real world situation, there are always noise sources present.

Due to this constant presence of noise, a differential pulse is generated, when required, in response to this stimulus. A small amount of current flows into the inductive load when the differential pulse is generated.

However, most of the time, output differential voltage is 0 V, due to the Analog Devices patented, three-level, Σ - Δ output modulation. This feature ensures that the current flowing through the inductive load is small.

When the user wants to send an input signal, an output pulse is generated to follow the input voltage. The differential pulse density is increased by raising the input signal level. Figure 33 depicts three-level, Σ - Δ output modulation with and without input stimulus.




Figure 33. Three-Level, Σ - Δ Output Modulation With and Without Input Stimulus

LAYOUT

As output power continues to increase, care must be taken to lay out PCB traces and wires properly among the amplifier, load, and power supply. A good practice is to use short, wide PCB tracks to decrease voltage drops and to minimize inductance. Ensure that track widths are at least 200 mil for every inch of track length for lowest DCR, and use 1 oz or 2 oz of copper PCB traces to further reduce IR drops and inductance. A poor layout increases voltage drops, consequently affecting efficiency. Use large traces for the power supply inputs and amplifier outputs to minimize losses due to parasitic trace resistance.

Proper grounding guidelines help improve audio performance, minimize crosstalk between channels, and prevent switching noise from coupling into the audio signal. To maintain high output swing and high peak output power, the PCB traces that connect the output pins to the load and supply pins should be as wide as possible to maintain the minimum trace resistances. It is also recommended that a large ground plane be used for minimum impedances.

In addition, good PCB layouts isolate critical analog paths from sources of high interference. High frequency circuits (analog and digital) should be separated from low frequency circuits.

Properly designed multilayer printed circuit boards can reduce EMI emission and increase immunity to the RF field by a factor of 10 or more, compared with double-sided boards. A multilayer board allows a complete layer to be used for the ground plane, whereas the ground plane side of a double-sided board is often disrupted with signal crossover.

If the system has separate analog and digital ground and power planes, the analog ground plane should be underneath the analog power plane. Similarly, the digital ground plane should be underneath the digital power plane. There should be no overlap between analog and digital ground planes or analog and digital power planes.

INPUT CAPACITOR SELECTION

The SSM2315 does not require input coupling capacitors if the input signal is biased from 1.0 V to $V_{DD} - 1.0$ V. Input capacitors are required if the input signal is not biased within this recommended input dc common-mode voltage range, if high-pass filtering is needed, or if a single-ended source is used. If high-pass filtering is needed at the input, the input capacitor and the input resistor of the SSM2315 form a high-pass filter whose corner frequency is determined by the following equation:

$$f_c = 1/(2\pi \times R_{IN} \times C_{IN})$$

The input capacitor can significantly affect the performance of the circuit. Not using input capacitors degrades both the output offset of the amplifier and the dc PSRR performance.

PROPER POWER SUPPLY DECOUPLING

To ensure high efficiency, low total harmonic distortion (THD), and high PSRR, proper power supply decoupling is necessary. Noise transients on the power supply lines are short-duration voltage spikes. Although the actual switching frequency can range from 10 kHz to 100 kHz, these spikes can contain frequency components that extend into the hundreds of megahertz. The power supply input needs to be decoupled with a good quality, low ESL, low ESR capacitor, usually of around 4.7 μ F. This capacitor bypasses low frequency noises to the ground plane. For high frequency transients noises, use a 0.1 μ F capacitor as close as possible to the VDD pin of the device. Placing the decoupling capacitor as close as possible to the SSM2315 helps maintain efficient performance.

OUTLINE DIMENSIONS




Figure 34. 9-Ball Wafer Level Chip Scale Package [WLCSP]
(CP-9-2)
Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
SSM2315CBZ-R2 ¹	−40°C to +85°C	9-Ball Wafer Level Chip Scale Package [WLCSP]	CB-9-2	Y0P
SSM2315CBZ-REEL ¹	−40°C to +85°C	9-Ball Wafer Level Chip Scale Package [WLCSP]	CB-9-2	Y0P
SSM2315CBZ-REEL7 ¹	−40°C to +85°C	9-Ball Wafer Level Chip Scale Package [WLCSP]	CB-9-2	Y0P
SSM2315-EVALZ ¹		Evaluation Board		

¹ Z = RoHS Compliant Part.

NOTES

SSM2315

NOTES