## **Ordering Information**

Part Number	Marking	Shipping	Ambient Temperature Range	Package
SM802xxxUMG	802xxx	Tray	–40°C to +85°C	See Package Options
SM802xxxUMGTR	802xxx	Tape and Reel	–40°C to +85°C	See Package Options

# Package Options

Package Option <sup>(1)</sup>	QFN Package	# of Outputs	Crystal	Reference Input	XTAL_SEL	FSEL	OE1 OE2	PLL Bypass
#1	44-pin, 7mm × 7mm	8 diff.	Yes	Yes	Yes	Yes	Yes	Yes
#2	32-pin, 5mm × 5mm	4 diff.	Yes	Yes	Yes	Yes	Yes	Yes
#3	24-pin, 4mm × 4mm	4 diff.	Yes	Yes	Yes	No	No	Yes
#4	24-pin, 4mm × 4mm	2 diff.	Yes	Yes	Yes	Yes	Yes	Yes
#5	16-pin, 3mm × 3.5mm	2 diff.	No	Yes	No	Yes	No	No
#6	16-pin, 3mm × 3.5mm	2 diff.	Yes	No	No	No	No	No

Note:

1. Use the web tool at http://clockworks.micrel.com/micrel/ to determine the desired configuration.

### **Pin Configurations**



# **Pin Description**

	Pin Numbers by Package Option					Din	Din		
#1 44-Pin	#2 32-Pin	#3 24-Pin	#4 24-Pin	#5 16-Pin	#6 16-Pin	Pin Name	Туре	Level	Pin Function
18 19	13 14	10 11	9 10		6 7	XIN XOUT	I, O (SE)		Crystal connections
17	12	9	8	7		REF_IN	I, (SE)	LVCMOS	Reference Clock input
14	10		6	6		FSEL	I, (SE)	LVCMOS	Frequency Select, divides output frequencies by 2.
									U = FREQ, T = FREQ/2, 43KO pull-up
10	6	6	4	-	-	XTAL SEL	I, (SE)	LVCMOS	REF_IN
									$0 = \text{REF}_{IN}$ , $1 = \text{XTAL}$ , $45\text{k}\Omega$ pull-up
9	5	5	3	-	-	PLL BYPASS	I, (SE)	LVCMOS	Bypasses the PLL and switches the XTAL or REF_IN frequency to all outputs $0 = PLL$ mode, $1 = Bypass$ mode, $45k\Omega$
									Clock Outputs from Bank 1
25						/QA	0	Mariana	Each outputs from Bark 1
26	-	-	-	-	-	QA	0	Various	own logic type: LVPECL, LVDS, HCSL, or LVCMOS <sup>(2)</sup>
28	21	16	-	-	_	/QB	0	Various	
29	22	17	_		_	QB	0	Various	
32 33	-	-	-	-	-	/QC QC	0	Various	
35	25	20	19	14	14	/QD	0	Variaua	
36	26	21	20	15	15	QD	0	vanous	
41	20	22	22			/OE			Clock Outputs from Bank 2
41	30 31	23 24	22	-	-	QE	0	Various	Each output can be programmed to its own logic type: LVPECL, LVDS, HCSL, or LVCMOS <sup>(2)</sup>
1	_	_	_	1	1	/QF	0	Various	
2				2	2	QF		Various	
4	3	3	-	-	-	/QG	0	Various	
5	4	4				QG			
7 8	-	-	-	-	-	/QH QH	0	Various	
31 37 38	23 27	18	17	16	16	VDDO1	PWR		Power Supply for the outputs on Bank 1.
16 43 44	1 32	1	24	16	16	VDDO2	PWR		Power Supply for the outputs on Bank 2.

Note:

2. In the case of LVCMOS, an output pair can provide two single-ended LVCMOS outputs.

	Pin Numbers by Package Option								
#1 44-Pin	#2 32-Pin	#3 24-Pin	#4 24-Pin	#5 16-Pin	#6 16-Pin	Pin Name	Ріп Туре	Level	Pin Function
24 39	19 28	22	21	-	-	VSSO1	PWR		Power Supply Ground for the outputs on Bank 1.
3 6 40	2 29	2	2	-	-	VSSO2	PWR		Power Supply Ground for the outputs on Bank 2.
11 20 27 30 34	7 15 20 24	7 12 15 19	5 11 16 18	4 8 11 13	4 8 11 13	TEST			Used for production test. Do not connect anything to these pins.
12 13	8 9	8	1	5	5	VDD	PWR		Core Power Supply.
21 23	17 18	13 14	13 14 15	3 9 10 12	3 9 10 12	VSS	PWR		Core Power Supply Ground.
-	-	-	-	-	-	EXPOSED PAD	-		The exposed pad must be connected to the VSS ground plane.
15	11	-	7	-	-	OE1	I, (SE)	LVCMOS	Output Enable 1, OUT1–8 disables to tri-state, 0 = Disabled, 1 = Enabled, $45k\Omega$ pull-up
22	16	-	12	-	-	OE2	I, (SE)	LVCMOS	Output Enable 2, OUT9–16 disables to tri-state, 0 = Disabled, 1 = Enabled, $45k\Omega$ pull-up

### **Truth Table**

Control Pin	Internal Resistor <sup>(3)</sup>	0 Level (Low)	1 Level (High)
OE1	Pull-Up	Outputs QA~QD disabled to Hi Z (Tri-State)	Outputs QA~QD enabled
OE2	Pull-Up	Outputs QE~QH disabled to Hi Z (Tri-State)	Outputs QE~QH enabled
XTAL_SEL	Pull-Up	External reference clock input is selected	Crystal is selected
FSEL <sup>(4)</sup>	Pull-Up	Output = Target Frequency X2 or /2	Output = Target Frequency
PLL_BYPASS	Pull-Down	PLL frequency is connected to outputs	PLL is bypassed, Crystal or Ref-in is connected to outputs

#### Notes:

3. The internal resistor sets the default logic level on the control pin when the pin is left open. Pull up will set default logic 1 and pull down will set default logic 0. When the pin is not available on a specific configuration, the level will be the default logic level.

4. The FSEL pin behavior can be programmed between two types:

- At FSEL=0 (low), the output frequency changes to multiply by 2.

- At FSEL=0 (low), the output frequency changes to divide by 2.

The FSEL function affects all outputs the same way, all outputs change when the FSEL pin level changes.

## Absolute Maximum Ratings<sup>(5)</sup>

Supply Voltage (V <sub>DD</sub> , V <sub>DDO1/2</sub> )	+4.6V
Input Voltage (V <sub>IN</sub> )	-0.5V to V <sub>DD</sub> + 0.5V
Lead Temperature (soldering, 20s)	
Case Temperature	115°C
Storage Temperature (Ts)	–65°C to +150°C

## **Operating Ratings**<sup>(6)</sup>

Supply Voltage (V <sub>DD,</sub> V <sub>DDO1/2</sub> )	+2.375V to +3.465V
Ambient Temperature (T <sub>A</sub> )	40°C to +85°C
Junction Thermal Resistance <sup>(7)</sup>	
QFN (θ <sub>JA</sub> ), Still-Air	
44-pin	24°C/W
32-pin	34°C/W
24-pin	50°C/W
16-pin	60°C/W

## DC Electrical Characteristics<sup>(8)</sup>

 $V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ 

 $V_{DD}$  = 3.3V ±5%,  $V_{DDO1/2}$  = 3.3V ±5% or 2.5V ±5%

 $T_A = -40^{\circ}C$  to +85°C

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
	3.3V Operating Voltage	$V_{DDO1} = V_{DDO2}$	3.135	3.3	3.465	V
VDD, VDD01/2	2.5V Operating Voltage	$V_{DDO1} = V_{DDO2}$	2.375	2.5	2.625	V
		8 LVPECL, 312.5MHz (44-pin QFN)		275	245	٣A
	Total supply current, V <sub>DD</sub> + V <sub>DDO</sub>	Outputs open		275	345	IIIA
I <sub>DD</sub>		4 HCSL (PCIe), 100MHz (32-pin or 24-pin QFN)		150	185	mA
		Outputs 50 $\Omega$ to V <sub>SS</sub>				
		2 LVCMOS, 125MHz (16-pin QFN)		70	00	
		Outputs open		70	90	ШA

### LVCMOS Inputs (OE1, OE2, PLL\_BYPASS, XTAL\_SEL, FSEL) DC Electrical Characteristics<sup>(8)</sup>

 $V_{DD} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>IH</sub>	Input High Voltage		2		V <sub>DD</sub> + 0.3	V
V <sub>IN</sub>	Input Low Voltage		-0.3		0.8	V
Іін	Input High Current	$V_{DD} = V_{IN} = 3.465 V$			150	μA
IIL	Input Low Current	$V_{DD} = 3.465 V, V_{IN} = 0 V$	-150			μÂ

Notes:

5. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

6. The datasheet limits are not guaranteed if the device is operated beyond the operating ratings.

7. Package thermal resistance assumes the exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB.

8. The circuit is designed to meet the AC and DC specifications shown in the Electrical Characteristics tables after thermal equilibrium has been established.

## LVDS Output DC Electrical Characteristics<sup>(8)</sup>

 $V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ 

 $V_{DD}$  = 3.3V ±5%,  $V_{DDO1/2}$  = 3.3V ±5% or 2.5V ±5%

 $T_{\text{A}}$  =  $-40^{\circ}C$  to +85°C.  $R_{\text{L}}$  = 100 $\Omega$  across Q1 and /Q1.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>OD</sub>	Differential Output Voltage	Figure 6	275	350	475	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				40	mV
V <sub>OS</sub>	Offset Voltage		1.15	1.25	1.50	V
ΔV <sub>OS</sub>	Vos Magnitude Change				50	mV

# HCSL Output DC Electrical Characteristics<sup>(8)</sup>

 $V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ 

 $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO1/2} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ 

 $T_{\text{A}}$  =  $-40^{\circ}\text{C}$  to +85°C.  $R_{\text{L}}$  = 50 $\Omega$  to  $V_{\text{SS}}$ 

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>OH</sub>	Output High Voltage		660	700	850	mV
V <sub>OL</sub>	Output Low Voltage		-150	0	27	mV
V <sub>SWING</sub>	Output Voltage Swing		250	350	550	mV

# LVPECL Output DC Electrical Characteristics<sup>(8)</sup>

 $V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ 

 $V_{DD}$  = 3.3V ±5%,  $V_{DDO1/2}$  = 3.3V ±5% or 2.5V ±5%

 $T_{\text{A}}$  =  $-40^{\circ}C$  to +85°C.  $R_{\text{L}}$  = 50 $\Omega$  to  $V_{\text{DDO}}$  – 2V

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>OH</sub>	Output High Voltage		V <sub>DDO</sub> -1.145	$V_{DDO} - 0.97$	$V_{DDO} - 0.845$	V
V <sub>OL</sub>	Output Low Voltage		V <sub>DDO</sub> - 1.945	V <sub>DDO</sub> – 1.77	V <sub>DDO</sub> – 1.645	V
V <sub>SWING</sub>	Output Voltage Swing		0.6	0.8	1.0	V

# LVCMOS Output DC Electrical Characteristics<sup>(8)</sup>

 $V_{DD} = V_{DDO1/2} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ 

 $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO1/2} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ 

 $T_{\text{A}} = -40^{\circ}\text{C}$  to +85°C.  $R_{\text{L}} = 50\Omega$  to  $V_{\text{DDO}}/2$ 

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>OH</sub>	Output High Voltage	Figure 7	$V_{DDO} - 0.7$			V
V <sub>OL</sub>	Output Low Voltage	Figure 7			0.6	V

# **REF\_IN DC Electrical Characteristics**<sup>(8)</sup>

 $V_{DD}$  = 3.3V ±5% or 2.5V ±5%,  $T_A$  = -40°C to +85°C

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
VIH	Input High Voltage		1.1		V <sub>DD</sub> + 0.3	V
VIL	Input Low Voltage		-0.3		0.6	V
I <sub>IN</sub>	lanut Cument	$XTAL\_SEL = V_{IL}, V_{IN} = 0V \text{ to } V_{DD}$	-5		5	μA
	Input Current	$XTAL_SEL = V_{IH}, V_{IN} = V_{DD}$		20		μA

## **Crystal Characteristics**

 $V_{DD}$  = 3.3V ±5% or 2.5V ±5%,  $T_A$  = –40°C to +85°C

Parameter	Condition	Min.	Тур.	Max.	Units	
Mode of Oscillation	10pF load capacitance	Fundamental, parallel resonant				
Frequency		11		30	MHz	
Equivalent Series Resistance (ESR)				40	Ω	
Shunt Capacitance, C0			2	5	pF	
Correlation Drive Level			10	100	μW	

# LVPECL AC Electrical Characteristics<sup>(8, 9, 11, 15)</sup>

 $V_{DDA} = V_{DD} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ ,  $V_{DDO} = 2.5V$  or 3.3V  $\pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
FOUT	Output Frequency		11		840	MHz
T <sub>R</sub> /T <sub>F</sub>	LVPECL Output Rise/Fall Time	20% - 80%	80	175	350	ps
ODC		< 350MHz	48	50	52	%
		≥ 350MHz	45	50	55	%
T <sub>SKEW</sub>	Output-to-Output Skew	Note 10			45	ps
TLOCK	PLL Lock Time				20	ms
T <sub>jit</sub> (∅)	RMS Phase Jitter @ 156.25MHz	Integration Range (12kHz to 20MHz)		245		fs
		Integration Range (1.875MHz to 20MHz)		115		fs

Notes:

9. See Figures 4 to 7 for load test circuit examples.

10. Defined as skew between outputs at the same supply voltage and with equal load conditions; Measured at the output differential crossing points.

11. All phase noise measurements were taken with an Agilent 5052B phase noise system.

# LVDS AC Electrical Characteristics<sup>(8, 9, 11, 12)</sup>

 $V_{DDA} = V_{DD} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ ,  $V_{DDO} = 2.5V$  or 3.3V  $\pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Fout	Output Frequency		11		840	MHz
T <sub>R</sub> /T <sub>F</sub>	LVDS Output Rise/Fall Time	20% - 80%	100	160	400	ps
ODC		< 350MHz	48	50	52	%
	Output Duty Cycle	≥ 350MHz	45	50	55	%
T <sub>SKEW</sub>	Output-to-Output Skew	Note 10			45	ps
TLOCK	PLL Lock Time				20	ms
T <sub>jit</sub> (∅)	RMS Phase Jitter @ 156.25MHz	Integration Range (1.875MHz to 20MHz)		99		fs

# HCSL AC Electrical Characteristics<sup>(8, 9, 11, 13)</sup>

 $V_{DDA} = V_{DD} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ ,  $V_{DDO} = 2.5V$  or 3.3V  $\pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
FOUT	Output Frequency		11		840	MHz
T <sub>R</sub> /T <sub>F</sub>	Output Rise/Fall Time	20% - 80%	150	300	450	ps
ODC	Output Duty Ovela	< 350MHz	48 50	52	%	
		≥ 350MHz	45	50	55	%
T <sub>SKEW</sub>	Output-to-Output Skew	Note 10			50	ps
TLOCK	PLL Lock Time				20	ms
T <sub>jit</sub> (∅)	RMS Phase Jitter @ 100MHz	Integration Range (12kHz to 20MHz)		254		fs
		Integration Range (1.875MHz to 20MHz)		115		fs

# LVCMOS AC Electrical Characteristics<sup>(8, 9, 11, 14)</sup>

 $V_{DDA} = V_{DD} = 3.3V \pm 5\%$  or 2.5V  $\pm 5\%$ ,  $V_{DDO} = 2.5V$  or 3.3V  $\pm 5\%$ ,  $T_A = -40$ °C to +85°C, unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Fout	Output Frequency		11		250	MHz
F <sub>REF</sub>	REF_IN Frequency		11		80	MHz
T <sub>R</sub> /T <sub>F</sub>	Output Rise/Fall Time	20% - 80%	100		500	ps
ODC	Output Duty Cycle		45	50	55	%
T <sub>SKEW</sub>	Output-to-Output Skew	Note 10			60	ps
TLOCK	PLL Lock Time				20	ms
T <sub>jit</sub> (∅)	RMS Phase Jitter @ 125MHz	Integration Range: 1.875MHz to 20MHz		114		fs

### Notes:

12. Outputs terminated  $100\Omega$  between Q and /Q. All unused outputs must be terminated.

13. Output load is 50  $\Omega$  to  $V_{SS}.$ 

14. Output load is 50 to  $V_{\text{DD}}$  / 2.

15. Output load is 50 to  $V_{\text{DD}}$  - 2V.

## **Phase Noise Plots**



100MHz HCSL, 254fs rms for 12kHz to 20MHz integration range







156.25MHz LVPECL, 245fs rms for 12kHz to 20MHz integration range





## **Power Supply Filtering Recommendations**

Preferred filter, using Micrel MIC94300 or MIC94310 Ripple Blocker:



Alternative, traditional filter, using a ferrite bead:



### **Application Information**

### Input Reference

When operating with a crystal input reference, do not apply a switching signal to REF\_IN.

### **Crystal Layout**

Keep the layers under the crystal as open as possible and do not place switching signals or noisy supplies under the crystal. Crystal load capacitance is built inside the die so no external capacitance is needed. See the *Selecting a Quartz Crystal for the Clockworks Flex I Family of Precision Synthesizers* application note for more details.

If you need help selecting a suitable crystal for your application, contact Micrel's HBW applications group at: <u>hbwhelp@micrel.com</u>.

### **Power Supply Decoupling**

Place the smallest value decoupling capacitor (4.7nF above) between the VDD and VSS pins, as close as possible to those pins and at the same side of the PCB as the IC. The shorter the physical path from VDD to capacitor and back from capacitor to VSS, the more effective the decoupling. Use one 4.7nF capacitor for each VDD pin on the SM802XXX.

The impedance value of the Ferrite Bead (FB) needs to be between  $240\Omega$  and  $600\Omega$  with a saturation current  $\geq$ 150mA.

The VDDO1 and VDDO2 pins connect directly to the VDD Plane. All VDD pins on the SM802XXX connect to VDD after the power supply filter.

### Output Traces

Design the traces for the output signals according to the output logic requirements. If LVCMOS is unterminated, add a  $30\Omega$  resistor in series with the output, as close as possible to the output pin and start a  $50\Omega$  trace on the other side of the resistor.

For differential traces you can either use a differential design or two separate  $50\Omega$  traces. For EMI reasons it is better to use a differential design.

LVDS can be AC-coupled or DC-coupled to its termination.



Figure 1. Duty Cycle Timing



Figure 2. All Outputs Rise/Fall Time



RMS JITTER = VAREA UNDER THE MASKED PHASE NOISE PLOT





Figure 4. LVPECL Output Load and Test Circuit



Figure 5. HCSL Output Load and Test Circuit



Figure 6. LVDS Output Load and Test Circuit



Figure 7. LVCMOS Output Load and Test Circuit



Figure 8. Crystal Input Interface

# Package Information and Recommended Land Pattern for 44-Pin QFN<sup>(15)</sup>



JOHN PITCH 5. GREEN RECTANGLES (SHADED AREA) REPRESENT SOLDER STENCIL DPENING ON EXPOSED PAD AREA. RECOMMENDED SIZE IS 0.93×0.93MM, SPACING IS 0.2MM

44-Pin QFN

#### Note:

16. Package information is correct as of the publication date. For updates and most current information, go to www.micrel.com.

# Package Information and Recommended Land Pattern for 32-Pin QFN<sup>(15)</sup>



32-Pin QFN

# Package Information and Recommended Land Pattern for 24-Pin QFN<sup>(15)</sup>



NOTE: NO

#### 24-Pin QFN

## Package Information and Recommended Land Pattern for 16-Pin QFN<sup>(15)</sup>



NDTE

NDTE: 1. MAX PACKAGE WARPAGE IS 0.05 MM 2. MAX ALLOWABLE BURR IS 0.076MM IN ALL DIRECTIONS 3. PIN #1 IS ON TOP WILL BE LASER MARKED 4. RED CIRCLE IN LAND PATTERN REPRESENT THERMAL VIA. RECOMMENDED DIAMETER IS 0.30 - 0.35 MM AND SHOULD BE CONNECTED TO GND FOR MAX THERMAL PERFORMANCE 5. GREEN RECTANGLES (SHADED AREA) REPRESENT SOLDER STENCIL OPENING ON EXPOSED PAD AREA. SIZE SHOULD BE

SIZE SHOULD BE 0.80×0.60 MM, 0.20 MM SPACING.

#### 16-Pin QFN

### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2013 Micrel, Incorporated.