



Typical Application Circuit






Function Pin Description


Pin No.		Pin Name	Pin Function		
RT9041A	RT9041B	Pili Naille	Fili Fullction		
1	1	VDD	Supply Voltage of Control Circuitry.		
6	6	VIN	Supply Input Voltage.		
5	5	VOUT	Output Voltage.		
3	3	EN	Chip Enable (Active-High).		
2	2	GND	Ground.		
4		PGOOD	Power Good Open Drain Output.		
	4	ADJ	Set the output voltage by the internal feedback resistors when ADJ is grounded. If external feedback resistors is used, $V_{OUT} = V_{REF} \times (R1 + R2)/R2$.		



Function Block Diagram



RT9041A



RT9041B



Absolute Maximum Ratings (Note 1)

 Supply Input Voltage, VDD Input Voltage, VIN Other Input/Output Pins 	- 6V
 Power Dissipation, P_D @ T_A = 25°C SOT-23-6	- 0.4W
SOT-23-6, θ _{JA} • Lead Temperature (Soldering, 10 sec.) • Junction Temperature • Storage Temperature Range • ESD Susceptibility (Note3)	- 260°C - 150°C
HBM (Human Body Model) Recommended Operating Conditions (Note 4)	- 2kV
Supply Input Voltage, VIN Control Voltage, VDD	

Electrical Characteristics

(V_{IN} = 1.8V, I_{LOAD} = 1mA, C_{OUT} = 10 μ F, T_A = 25°C unless otherwise specified)

Parameter	Symbol	ol Test Conditions		Тур	Max	Unit		
Input								
Output Voltage Range (for RT9041A only)	V _{OUT}		1	-	2	V		
Output Voltage Range (for RT9041B only)	V _{OUT}				2.5	V		
Bias Input Under Voltage Lockout				2.7		V		
VIN Shutdown Current	I _{SHDN}	1V < V _{IN} < 5.5V, V _{IN} = V _{OUT} + 0.6V		1	5	μΑ		
Quiescent Current	IQ	3V < V _{DD} < 5.5V		160	250	μΑ		
VDD Shutdown Current	I _{SHDN}	3V < V _{DD} < 5.5V		1	5	μΑ		
Regulator Characteristics								
Line Regulation	ΔV _{OUT} / ΔV _{IN}	I _{OUT} = 10mA, 1.5V < V _{IN} < 5.5V, V _{IN} = V _{OUT} + 0.6V	-0.15		0.15	%/V		
Load Regulation	ΔV _{OUT} / ΔI _{IN}	V _{IN} = V _{OUT} + 0.6V, OUT = 1mA to 500mA		0.2	1	%		
Output Voltage Accuracy (RT9041A)	ΔV _{OUT}	$V_{IN} = V_{OUT} + 0.6V$, $I_{OUT} = 10$ mA	-2	I	2	%		
Output Voltage Accuracy (RT9041B)	ΔV _{OUT}	$V_{IN} = V_{OUT} + 0.6V$, $I_{OUT} = 10$ mA, Short ADJ to GND	-2	I	2	%		
Reference Voltage (RT9041B)		I _{OUT} = 10mA	0.784	0.8	0.816	V		
Dronout Voltage	V _{DROP}	I_{LOAD} = 300mA, $V_{DD}-V_{OUT} \ge 2.1V$		200	300	mV		
Dropout Voltage		I_{LOAD} = 500mA, V_{DD} - $V_{OUT} \ge 2.1V$		300	500	mV		





Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
Current Limit		I _{LIM}	R _{LOAD} = 0	550	700	1400	mA
Thermal-Shutdown Temp		T _{SD}	3V < V _{BIAS} < 5.5V		160		°C
Thermal-Shutdown	n Hysteresis	ΔT_{SD}			20		°C
ADJ							
ADJ Pin Threshold	ADJ Pin Threshold (RT9041B)				0.2		٧
PGOOD Compara	ator						
Comparator Thres	Comparator Threshold		% of regulated output voltage		88		%
Comparator Hyste	Comparator Hysteresis		(Note 5)		10		mV
Logic and I/O							
EN Innut Valtage	Logic-High	V _{IH}		1.6			٧
EN Input Voltage	Logic-Low	VIL				0.8	V
EN Current	EN Current		V _{EN} = 5V		12		μΑ
PGOOD Output Low Voltage (RT9041A)			PGOOD sinking 1mA			0.1	٧
PGOOD Output High Leakage Current (RT9041A)			0 < V _{PGOOD} < V _{IN}	-1		1	μΑ
Dynamics		· · · · · · · · · · · · · · · · · · ·					
PGOOD Propagation Delay (RT9041A)		tpgood	Rising edge within 5% of regulation level			5	ms


- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. θ_{JA} is measured at $T_A = 25^{\circ}C$ on a low effective thermal conductivity single-layer test board per JEDEC 51-3
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. Guaranteed by design.





Typical Operating Characteristics





















































Application Information

The RT9041A/B is a low voltage, low dropout linear regulator with an external bias supply input, capable of supporting an input voltage range from 1V to 5.5V with a fixed output voltage from 1V to 2V in 0.1V increments.

Supply Voltage Setting

The bias supply voltage (V_{DD}) operates from 3V to 5.5V. For better efficiency, it is suggested to operate V_{DD} at 5V when the output voltage is higher than 1V. Figure 1 shows the curves of the recommended $V_{DD} - V_{OUT}$ range vs. the dropout voltage (V_{IN} – V_{OUT}) values.




Figure 1. Dropout Voltage vs. $V_{DD} - V_{OUT}$

Output Voltage Setting

The RT9041B output voltage is also adjustable from 0.8V to 2.5V via the external resistive voltage divider. The voltage divider resistors can have values up to $800k\Omega$ because of the very high impedance and low bias current of the sense comparator. The output voltage is set according to the following equation:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

DS9041A/B-04 November 2014

where V_{REF} is the reference voltage with a typical value of 0.8V

Chip Enable Operation

The RT9041A/B goes into sleep mode when the EN pin is in a logic low condition. In this condition, the pass transistor, error amplifier, and band gap are all turned off, reducing the supply current to 1µA (typ.). The EN pin can be directly tied to VIN to keep the part on.

Current Limit

The RT9041A/B contains an independent current limit circuitry, which monitors and controls the pass transistor's gate voltage, limiting the output current to 0.7A (typ.).

CIN and COUT Selection

Like any low dropout regulator, the external capacitors of the RT9041A/B must be carefully selected for regulator stability and performance. Using a capacitor of at least 10μF is suitable. The input capacitor must be located at a distance of not more than 0.5 inch from the input pin of the IC. Any good quality ceramic capacitor can be used. However, a capacitor with larger value and lower ESR (Equivalent Series Resistance) is recommended since it will provide better PSRR and line transient response.

The RT9041A/B is designed specifically to work with low ESR ceramic output capacitor for space saving and performance consideration. Using a ceramic capacitor with value at least $10\mu F$ and ESR larger than $2m\Omega$ on the RT9041A/B output ensures stability. Nevertheless, the RT9041A/B can still work well with other types of output capacitors due to its wide range of stable ESR. Figure 2 shows the allowable ESR range as a function of load current for various output capacitance. Output capacitors with larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located at a distance of not more than 0.5 inch from the output pin of the RT9041A/B.

Region of Stable Cout ESR vs. Load Current




Figure 2. Region of Stable Cout ESR vs. Load Current

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For SOT-23-6 packages, the thermal resistance, θ_{JA} , is 250°C/W on a standard JEDEC 51-3 single-layer thermal test board. The maximum power dissipation at T_A = 25°C can be calculated by the following formula :

$$P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (250^{\circ}C/W) = 0.400W$$
 for SOT-23-6 package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . The derating curve in Figure 3 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.





Figure 3. Derating Curve of Maximum Power Dissipation



Outline Dimension



Cumbal	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	0.889	1.295	0.031	0.051	
A1	0.000	0.152	0.000	0.006	
В	1.397	1.803	0.055	0.071	
b	0.250	0.560	0.010	0.022	
С	2.591	2.997	0.102	0.118	
D	2.692	3.099	0.106	0.122	
е	0.838	1.041	0.033	0.041	
Н	0.080	0.254	0.003	0.010	
L	0.300	0.610	0.012	0.024	

SOT-23-6 Surface Mount Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

DS9041A/B-04 November 2014

www.richtek.com