



# PIC16F7X7

## Pin Diagrams (Continued)

PDIP (40-pin)




QFN (44-pin)



\* Alternate pinout for CCP2 is enabled by a fuse.

## Pin Diagrams (Continued)

**TQFP (44-pin)**



\* Alternate pinout for CCP2 is enabled by a fuse.

# PIC16F7X7

## 2.0 PROGRAM MODE ENTRY

### 2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF (8K), or 0x0000 to 0x0FFF (4K). Table 2-1 shows the actual implementation of program memory in the PIC16F7X7 family. Configuration memory begins at 0x2000, and continues to 0x3FFF. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x0000, 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000).

Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to program memory is to reset the part and re-enter Program/Verify mode, as described in **Section 2.3 "Program/Verify Mode"**.

For PIC16F7X7 devices, configuration memory is selected when the PC points to any address in the range of 0x2000-0203F; however, only locations 0x2000 through 0x2008 are implemented. Addressing locations beyond 0x203F will access program memory (see Figure 2-1).

**TABLE 2-1: IMPLEMENTATION OF PROGRAM MEMORY IN THE PIC16F7X7 FAMILY**


Device	Program Memory Size
PIC16F737/747	0x0000-0x0FFF (4K)
PIC16F767/777	0x0000-0x1FFF (8K)

### 2.2 ID Locations

A user may store identification information (ID) in four ID locations mapped to [0x2000:0x2003]. It is recommended that each ID location word is written as '11 1111 1000 bbbb', where 'bbbb' is ID information. The ID locations can be read after code protection is enabled.

To understand the program memory read mechanism after code protection is enabled, refer to **Section 4.0 "Code Protection"**. Table 4-1 shows specific calculations and behavior for each of the PIC16F7X7 devices.

**FIGURE 2-1: PROGRAM MEMORY MAPPING FOR PIC16F7X7 DEVICES**



## 2.3 Program/Verify Mode

The Program/Verify mode is entered by holding pins RB6 and RB7 low, while raising the  $\overline{\text{MCLR}}$  pin from  $V_{IL}$  to  $V_{PP}$ . Once in this mode, the user program memory and the configuration memory can be accessed and programmed in serial fashion. (RB6 and RB7 are Schmitt Trigger inputs in this mode.)

**Note:** The  $\overline{\text{MCLR}}$  pin should be raised from below  $V_{IL}$  to above the minimum  $V_{IH}$  ( $V_{PP}$ ) within 100  $\mu\text{s}$  of  $V_{DD}$  rise. This ensures that the device always enters Programming mode before any instructions that may be in program memory can be executed. Otherwise, unintended instruction execution could occur when the INTRC clock source is configured as the primary clock.

The sequence that enters the device into the Programming/Verify mode, places all other logic into the Reset state. All I/O pins are in the Reset state (high-impedance inputs).

A device Reset will clear the PC and point to address 0x0000. The Increment Address command will increment the PC. The Load Configuration command will set the PC to 0x2000. The available commands are shown in Table 2-2.

The normal sequence for programming two program memory words at a time is as follows:

1. Issue the Load Data command to load a word at the current (even) program memory address.
2. Issue an Increment Address command.
3. Load a word at the current (odd) program memory address using the 'Load Data' command.
4. Issue a Begin Programming command to begin programming.
5. Wait  $t_{\text{prog}}$  (about 1 ms).
6. Issue an End Programming command.
7. Increment to the next address.
8. Repeat this sequence as required to write program and configuration memory.

The alternative sequence for programming one program memory word at a time is as follows:

1. Set a word for the current memory location using the Load Data command.
2. Issue a Begin Programming command to begin programming.
3. Wait  $t_{\text{prog}}$  (about 1 ms).
4. Issue an End Programming command.
5. Increment to the next address.
6. Repeat this alternative sequence as required to write program and configuration memory.

The address and program counter is reset to 0x0000 by resetting the device (taking  $\overline{\text{MCLR}}$  below  $V_{IL}$ ) and re-entering Programming mode. Program and configuration memory may then be read or verified using the Read Data and Increment Address commands.

### 2.3.1 SERIAL PROGRAM/VERIFY OPERATION

RB6 is used as a clock input pin, and RB7 is used for entering command bits and data input/output. To enter a command, the clock pin (RB6) is pulsed six times. Each command bit is latched on the falling edge of the clock (RB6), with the Least Significant bit (LSb) of the command being input first. The data on pin RB7 needs a minimum setup ( $t_{\text{set1}}$ ) and hold time ( $t_{\text{hold1}}$ ) with respect to the falling edge of the clock. The Read and Load commands are specified to have a minimum delay ( $t_{\text{dly1}}$ ) between the command and data. After this delay, the clock pin is cycled 16 times, with the first cycle being a Start bit (0) and the last cycle being a Stop bit (0). Data is transferred LSb first (see Figure 5-1).

During a read operation, the LSb will be output on pin RB7 on the rising edge of the second clock pulse and during a load operation, the LSb will be latched on the falling edge of the second clock pulse. A minimum delay ( $t_{\text{dly2}}$ ) is required between consecutive commands (see Figure 5-2).

To allow for decoding of commands and reversal of data pin configuration, a time separation of at least ( $t_{\text{dly1}}$ ) is required between a command and a data word, or another command (see Figure 5-3).

The available commands are listed below:

- Load Configuration
- Load Data for Memory
- Read Data from Memory
- Increment Address
- Begin Programming
- Bulk Erase Program Memory
- End Programming

**TABLE 2-2: COMMAND MAPPING FOR PIC16F7X7**

Command	Mapping (LSb ... MSb)						Data (LSb first)
Load Configuration (Set PC = 2000h)	0	0	0	0	x	x	0, data (14), 0
Load Data for Memory	0	1	0	0	x	x	0, data (14), 0
Read Data from Memory	0	0	1	0	x	x	0, data (14), 0
Increment Address	0	1	1	0	x	x	
Begin Programming	0	0	0	1	x	x	
Bulk Erase Program Memory (Chip Erase)	1	0	0	1	x	x	
End Programming	0	1	1	1	x	x	

## 2.3.1.1 Load Configuration

After receiving the Load Configuration command, the PC will be set to 0x2000 and the data sent with the command is discarded. The four ID locations and the Configuration Word can then be programmed using the normal programming sequence, as described in **Section 2.3 “Program/Verify Mode”**. A description of the memory mapping schemes of the program memory for normal operation and Configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the Program/Verify Test mode by taking MCLR low.

## 2.3.1.2 Load Data for Memory

The device will load in a 14-bit “data word” (LSb first) when 16 cycles are applied, as described previously. A timing diagram for the Load Data command is shown in Figure 5-1.

## 2.3.1.3 Read Data from Memory

The device will transmit data bits out of the memory (program or configuration) currently addressed by the PC, starting with the second rising edge of the clock input. RB7 will go into Output mode on the second rising clock edge and will revert back to Input mode (high-impedance) after the 16th rising edge. Data is sent out LSb first. A timing diagram for this command is shown in Figure 5-2.

If the device is code-protected, user program memory will read all ‘0’s. Configuration memory can still be read.

## 2.3.1.4 Increment Address

The PC is incremented by one. A timing diagram for this command is shown in Figure 5-3.

## 2.3.1.5 Begin Programming

**A Load Data command must be issued before every Begin Programming command.** Programming of memory (configuration or program) will begin after this command is received and decoded. Programming requires (tprog) time and is terminated using an End Programming command.

## 2.3.1.6 Chip Erase (Program Memory)

Erasure of configuration and program memory begins after this command is received and decoded. The erase sequence is self-timed and it is not necessary to issue an End Programming command, only to wait for the appropriate time interval (tera) for the entire erase sequence, before issuing another command.

This procedure will disable code protection (code-protect bit = 1); however, all data within the program memory will be erased when this command is executed and thus, the security of the data or code is not compromised.

**Note:** All chip erase operations must take place with VDD between 4.75V and 5.25V (i.e., VDDP).

## 2.4 Programming Algorithm Requires Variable VDD

The PIC16F7X7 devices use an intelligent algorithm. The algorithm calls for program verification at VDDAPP.

The actual chip erase and programming must be done with VDD in the VDDP range (see Table 5-1).

VDDP = VDD range required during programming


VDDAPP = VDD in the target application

Programmers must verify the PIC16F7X7 devices at VDDAPP. Since Microchip may introduce future versions of the PIC16F7X7 devices with a broader VDD range, it is best that these levels are user selectable (defaults are acceptable).


**Note:** Any programmer not meeting this requirement may only be classified as a “prototype” or “development” programmer, but not a “production quality” programmer.

# PIC16F7X7

FIGURE 2-2: PROGRAMMING METHOD FLOWCHART (SHEET 1 OF 3)




**FIGURE 2-3: PROGRAMMING METHOD FLOWCHART (SHEET 2 OF 3)**





# PIC16F7X7

FIGURE 2-4: PROGRAMMING METHOD FLOWCHART (SHEET 3 OF 3)



## 3.0 CONFIGURATION WORD

The PIC16F7X7 devices have configuration bits in configuration words located at 0x2007 and 0x2008. These bits can be cleared (reads '0'), or left unchanged (reads '1'), to select various device configurations.

### 3.1 Device ID Word

The device ID word for the PIC16F7X7 devices is located at 2006h. The nine Most Significant bits are the device ID number, while the five Least Significant bits are the device revision number.

TABLE 3-1: DEVICE ID VALUE

Device	Device ID Word (0x2006)	
	Dev	Rev
PIC16F737	00 1011 101	n nnnn
PIC16F747	00 1011 111	n nnnn
PIC16F767	00 1110 101	n nnnn
PIC16F777	00 1101 111	n nnnn

REGISTER 3-1: CONFIGURATION WORD 1 (2007h) REGISTER FOR PIC16F7X7

CP	CCPMX	RESV	—	—	BORV1	BORV0	BOREN	MCLRE	F0SC2	PWRTEN	WDTEN	F0SC1	F0SC0
----	-------	------	---	---	-------	-------	-------	-------	-------	--------	-------	-------	-------

bit 13

bit 0

bit 13 **CP:** Flash Program Memory Code Protection bits

1 = Code protection off

0 = 0000h to 1FFFh code-protected for 767, 777 and 0000h to 0FFFh for 737, 747 (all protected)

bit 12 **CCPMX:** CCP2 Multiplex bit

1 = CCP2 is on RC1

0 = CCP2 is on RB3

bit 11 **Reserved:** Set to '1' for Normal Operation

bit 10-9 **Unimplemented:** Read as '1'

bit 8-7 **BORV<1:0>:** Brown-out Reset Voltage bits

11 = VBOR set to 2.0V

10 = VBOR set to 2.7V

01 = VBOR set to 4.2V

00 = VBOR set to 4.5V

bit 6 **BOREN:** Brown-out Reset Enable bit

BOREN combines with BORSEN to control when BOR is enabled and how it is controlled

BOREN:BORSEN

11 = BOR enabled and always on

10 = BOR enabled during operation and disabled during Sleep by hardware

01 = BOR controlled by software bit SBOREN

00 = BOR disabled

bit 5 **MCLRE:** RE3/VPP/MCLR Pin Function Select bit

1 = RE3/VPP/MCLR pin function is MCLR

0 = RE3/VPP/MCLR pin function is digital input only, MCLR gated to '1'

bit 3 **PWRTEN:** Power-up Timer Enable bit

1 = PWRT disabled

0 = PWRT enabled

bit 2 **WDTEN:** Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled

bit 4, 1-0 **FOSC2:FOSC0:** Oscillator Selection bits

111 = EXTRC oscillator; CLKO function on OSC2/CLKO/RA6

110 = EXTRC oscillator; Port I/O function on OSC2/CLKO/RA6

101 = INTRC oscillator; CLKO function on OSC2/CLKO/RA6 and Port I/O function on OSC1/CLKI/RA7

100 = INTRC oscillator; Port I/O function on OSC1/CLKI/RA7 and OSC2/CLKO/RA6

011 = EXTCLK; Port I/O function on OSC2/CLKO/RA6

010 = HS oscillator

001 = XT oscillator

000 = LP oscillator

#### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

# PIC16F7X7

## REGISTER 3-2: CONFIGURATION WORD 2 (2008h) REGISTER FOR PIC16F7X7

—	—	—	—	—	—	—	BORSEN	—	—	—	—	IESO	FCMEN
bit 13													bit 0

bit 13-7 **Unimplemented:** Read as '1'

bit 6 **BORSEN:** Brown-out Reset Software Enable bit  
Refer to Configuration Word Register 1 (Register 3-1), bit 6 for the function of this bit

bit 5-2 **Unimplemented:** Read as '1'

bit 1 **IESO:** Internal External Switchover bit  
1 = Internal External Switchover mode enabled  
0 = Internal External Switchover mode disabled

bit 0 **FCMEN:** Fail-Safe Clock Monitor Enable bit  
1 = Fail-Safe Clock Monitor enabled  
0 = Fail-Safe Clock Monitor disabled

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

## 4.0 CODE PROTECTION

Once code protection is enabled, all program memory locations read all '0's; further programming of program memory is disabled. ID locations and the Configuration Word may still be read and programmed (1's to 0's only).

Procedure to disable code protection:

- a) Issue the Chip Erase command.
- b) Wait for the erase cycle time (tera) to pass. The program memory is erased, then the configuration memory is erased.

### 4.1 Disabling Code Protection

The following procedure should be performed before any other programming is attempted. This procedure also turns off code protection (code-protect bit = 1); however, ***all program memory will be erased when this procedure is executed and thus, the security of the code is not compromised.***

### 4.2 Embedding Configuration Word and ID Information in the HEX File

To allow portability of code, the programmer is required to read the Configuration Word and ID locations from the hex file, when loading the hex file. If Configuration Word information was not present in the hex file, then a simple warning message may be issued. Similarly, while saving a hex file, Configuration Word and ID information must be included. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

# PIC16F7X7

## 4.3 Checksum Computation

The checksum is calculated by reading the contents of the PIC16F7X7 memory locations and adding up the opcodes, up to the maximum user addressable location. Any carry bits exceeding 16 bits are neglected. Finally, the Configuration Word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16F7X7 is shown in Table 4-1.

The checksum is calculated by summing the following:

- The contents of all program memory locations
- The Configuration Word, appropriately masked
- Masked ID locations (when applicable)

The Least Significant 16 bits of this sum are the checksum.

Table 4-1 describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protection setting. Since the program memory locations read out differently depending on the code protection setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum of a non-protected device, the entire program memory can simply be read and summed. The Configuration Word and ID locations can always be read.

**TABLE 4-1: CHECKSUM COMPUTATION FOR PIC16F7X7 DEVICES**

Device	Code-protect	Checksum	Blank Value	0x25E6 at 0x0000 and max address
PIC16F737	OFF	SUM(0000:0FFF) + (CONFIG0 & 39FF) + (CONFIG1 & 0043)	2A42	F610
	ALL	(CONFIG0 & 39FF) + (CONFIG1 & 0043) + SUM(IDs)	4484	1052
PIC16F747	OFF	SUM(0000:0FFF) + (CONFIG0 & 39FF) + (CONFIG1 & 0043)	2A42	F610
	ALL	(CONFIG0 & 39FF) + (CONFIG1 & 0043) + SUM(IDs)	4484	1052
PIC16F767	OFF	SUM(0000:1FFF) + (CONFIG0 & 39FF) + (CONFIG1 & 0043)	1A42	E610
	ALL	(CONFIG0 & 39FF) + (CONFIG1 & 0043) + SUM(IDs)	3484	0052
PIC16F777	OFF	SUM(0000:1FFF) + (CONFIG0 & 39FF) + (CONFIG1 & 0043)	1A42	E610
	ALL	(CONFIG0 & 39FF) + (CONFIG1 & 0043) + SUM(IDs)	3484	0052

**Legend:** CFWD = Configuration Word  
SUM[a:b] = [Sum of locations a to b inclusive]  
SUM\_ID = ID locations masked by 0x0F, then concatenated into a 16-bit value with ID0 as the Most Significant nibble.  
For example, ID0 = 0x01, ID2 = 0x02, ID3 = 0x03, ID4 = 0x04, then SUM\_ID = 0x1234  
Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]  
+ = Addition  
& = Bitwise AND

## 5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

### 5.1 AC/DC Characteristics

**TABLE 5-1: TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE**

<b>Standard Operating Conditions (unless otherwise stated)</b>						
Operating Temperature: $+10^{\circ}\text{C} \leq T_A \leq +40^{\circ}\text{C}$						
Operating Voltage: $4.5\text{V} \leq V_{DD} \leq 5.5\text{V}$						
Characteristics	Sym	Min	Typ	Max	Units	Conditions/Comments
<b>General</b>						
VDD level for read and verification	VDD	2.0	—	5.5	V	
VDD level for programming and erasing	VDDP	4.75	—	5.25	V	
High voltage on $\overline{\text{MCLR}}$ for chip erase and program write operations	VPP	12.75	—	13.25	V	(Notes 1, 2)
$\overline{\text{MCLR}}$ rise time (VSS to VPP) for Test mode entry	tvHHR	—	—	1.0	$\mu\text{s}$	
(RB6, RB7) input high level	VIH1	0.8 VDD	—	—	V	Schmitt Trigger input
(RB6, RB7) input low level	VIL1	—	—	0.2 VDD	V	Schmitt Trigger input
<b>Serial Program/Verify</b>						
Data in setup time before clock $\downarrow$	tset1	100	—	—	ns	
Data in hold time after clock $\downarrow$	thld1	100	—	—	ns	
Data input not driven to next clock input (delay required between command/data or command/command)	tdly1	1.0	—	—	$\mu\text{s}$	
Delay between clock $\downarrow$ to clock $\uparrow$ of next command or data	tdly2	1.0	—	—	$\mu\text{s}$	
Clock $\uparrow$ to data out valid (during read data)	tdly3	200	—	—	ns	
Erase cycle time	tera	30	—	—	ms	(Note 3)
Programming cycle time	tprog	1	—	1	ms	

**Note 1:** VPP should be current limited to about 100 mA.

**2:** VPP must remain above VDDP + 4.0V to remain in Programming mode, while not actually erasing or programming.

**3:** The chip erase is self-timed.

# PIC16F7X7

FIGURE 5-1: LOAD DATA COMMAND MODE (PROGRAM/VERIFY)




FIGURE 5-2: READ DATA COMMAND MODE (PROGRAM/VERIFY)





FIGURE 5-3: INCREMENT ADDRESS COMMAND MODE (PROGRAM/VERIFY)



---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELoQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, MPASM, MPLIB, MPLINK, MPSIM, PICKit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2005, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

**QUALITY MANAGEMENT SYSTEM**  
**CERTIFIED BY DNV**  
**== ISO/TS 16949:2002 ==**

*Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*





---

## Worldwide Sales and Service

---

### AMERICAS

#### Corporate Office

2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://support.microchip.com>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

#### Atlanta

Alpharetta, GA  
Tel: 770-640-0034  
Fax: 770-640-0307

#### Boston

Westford, MA  
Tel: 978-692-3848  
Fax: 978-692-3821

#### Chicago

Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

#### Dallas

Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

#### Detroit

Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

#### Kokomo

Kokomo, IN  
Tel: 765-864-8360  
Fax: 765-864-8387

#### Los Angeles

Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

#### San Jose

Mountain View, CA  
Tel: 650-215-1444  
Fax: 650-961-0286

#### Toronto

Mississauga, Ontario,  
Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

#### Australia - Sydney

Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

#### China - Beijing

Tel: 86-10-8528-2100  
Fax: 86-10-8528-2104

#### China - Chengdu

Tel: 86-28-8676-6200  
Fax: 86-28-8676-6599

#### China - Fuzhou

Tel: 86-591-8750-3506  
Fax: 86-591-8750-3521

#### China - Hong Kong SAR

Tel: 852-2401-1200  
Fax: 852-2401-3431

#### China - Shanghai

Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

#### China - Shenyang

Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

#### China - Shenzhen

Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

#### China - Shunde

Tel: 86-757-2839-5507  
Fax: 86-757-2839-5571

#### China - Qingdao

Tel: 86-532-502-7355  
Fax: 86-532-502-7205

### ASIA/PACIFIC

#### India - Bangalore

Tel: 91-80-2229-0061  
Fax: 91-80-2229-0062

#### India - New Delhi

Tel: 91-11-5160-8631  
Fax: 91-11-5160-8632

#### Japan - Kanagawa

Tel: 81-45-471- 6166  
Fax: 81-45-471-6122

#### Korea - Seoul

Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

#### Singapore

Tel: 65-6334-8870  
Fax: 65-6334-8850

#### Taiwan - Kaohsiung

Tel: 886-7-536-4818  
Fax: 886-7-536-4803

#### Taiwan - Taipei

Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

#### Taiwan - Hsinchu

Tel: 886-3-572-9526  
Fax: 886-3-572-6459

### EUROPE

#### Austria - Weis

Tel: 43-7242-2244-399  
Fax: 43-7242-2244-393

#### Denmark - Ballerup

Tel: 45-4450-2828  
Fax: 45-4485-2829

#### France - Massy

Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

#### Germany - Ismaning

Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

#### Italy - Milan

Tel: 39-0331-742611  
Fax: 39-0331-466781

#### Netherlands - Drunen

Tel: 31-416-690399  
Fax: 31-416-690340

#### England - Berkshire

Tel: 44-118-921-5869  
Fax: 44-118-921-5820