Peripheral Features: (Continued)

- Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) Module:
 - Supports LIN 2.1 and J2602
 - Auto-Baud Detect
 - Auto Wake-up on BREAK character
- mTouch™ Sensing Oscillator Module:
 - Up to 12 input channels
- · Data Signal Modulator Module:
 - Selectable modulator and carrier sources
- · SR Latch:
 - Multiple Set/Reset input options
 - Emulates 555 Timer applications
- On-board Voltage Regulator:
 - Output voltage of 5.0V with tolerances of ±2% over temperature range
 - Maximum continuous input voltage of 30V
 - Internal thermal overload protection
 - Internal short circuit current limit
 - External components limited to filter capacitor only and load capacitor
 - Automatic thermal shutdown

- Internal Bus Transceiver compliant with LIN Bus Specifications 1.3, 2.0 and 2.1, and compliant to SAE J2602:
 - Support Baud Rates up to 20 Kbaud
 - 43V load dump protected
 - Very low EMI meets stringent OEM requirements
 - Wide supply voltage, 7.0V-30.0V continuous
 - Internal bus pull-up resistor and diode
 - Protected against ground shorts
 - Protected against loss of ground
 - High current drive
 - Automatic thermal shutdown
- Extended Temperature Range: -40 to +125°C

PIC16F1829LIN Device Overview

	Program Memory	Data M	lemory		(ι	(ι		bit)		dge)	ridge)			S
Device	Words	SRAM (bytes)	Data EEPROM (bytes)	1/0s(1)	10-bit ADC (ch)	Cap Sense (ch)	Comparators	Timers (8/16-b	EUSART ⁽²⁾	ECCP (Full-Brid	ECCP (Half-Brid	CCP	SR Latch	Other Feature
PIC16F1829LIN	8K	1024	256	13	9	12	2	4/1	1	1	1	1 ⁽³⁾		LIN/J2602 Transceiver, Voltage Regulator

- Note 1: One pin is input-only.
 - 2: EUSART dedicated to LIN communications.
 - 3: One CCP only available internally.

GURE 1:	20-PIN DIAGRAM FOR PIC16F1829LIN		
SSOP			
		Þ	20 Vss
	$CCP2^{(1)}/P2A^{(1)}/T1CKI/T1OSI/OSC1/CLKIN/RA5 \square 2$		19 TRA0/AN0/CPS0/C1IN+/VREF-/DACOUT/ICSPDAT/ICDDAT
	T1G(1)/P2B(1)/CLKR/T1OSO/CLKOUT/OSC2/CPS3/AN3/RA4 \square_3	ı	18 DRA1/AN1/CPS1/C12IN0-WREF+/SRI/ICSPCLK/ICDCLK
	$\overline{\text{MCLR}}$ \\PP\\T1G\(^1\)\RA3\\\\\^4\)	ΝΙΠΘ	17 BRAZ/ANZ/CPSZ/T0CKI/INT/C1OUT/SRQ/CCP3/FLT0
	$MDCIN2/DT^{(1)}/P1A/CCP1/RC5 \Box_5$	1858	16 TRC0/AN4/CPS4/C2IN+/P1D ⁽¹⁾
	MDOUT/P1B/SRNQ/C2OUT/RC4 \Box 6	19F	15 DRC1/AN5/CPS5/C12IN1-/P1C ⁽¹⁾
	MDMIN/P2A ⁽¹⁾ /CCP2 ⁽¹⁾ /P1C ⁽¹⁾ /C12IN3-/CPS7/AN7/RC3 \Box 7	ыс	14 DRC2/AN6/CPS6/C12IN2-/P1D ⁽¹⁾ /P2B ⁽¹⁾ /MDCIN1
	8 SSNII		13 BB4/AN10/CPS10
	6 Snal		12 D FAULT/TXE
	VREG 10		11 D VBAT
Ž	Note 1: Pin function is selectable via the APFCON0 or APFCON1 register.		
		Ì	

Preliminary

TABLE 1-1: PIC16F1829LIN PIN SUMMARY

O/I	20-Pin SSOP	A/D	Reference	Cap Sense	Comparator	SR Latch	Timers	CCP	EUSART	Interrupt	Modulator	Pull-up	Basic
RA0	19	AN0	VREF- DACOUT	CPS0	C1IN+	_	_	_	_	IOC	_	Y	ICSPDAT/ ICDDAT
RA1	18	AN1	VREF+	CPS1	C12IN0-	SRI	_	_	_	IOC	_	Y	ICSPCLK/ ICDCLK
RA2	17	AN2	_	CPS2	C1OUT	SRQ	T0CKI	CCP3 FLT0	_	INT/ IOC	_	Υ	_
RA3	4	_	_	_	_		T1G ⁽¹⁾	_	_	IOC		Y ⁽⁴⁾	MCLR VPP
RA4	3	AN3		CPS3	1	ı	T1G ⁽¹⁾ T1OSO	P2B ⁽¹⁾	1	IOC	ı	Y	OSC2 CLKOUT CLKR
RA5	2	ı	_	ı	ı	l	T1CKI T1OSI	CCP2 ⁽¹⁾ P2A ⁽¹⁾	_	IOC	ı	Y	OSC1 CLKIN
RB4	13	AN10	_	CPS10	_	_	_	_	_	IOC	_	Υ	_
RB5	(2)	_	_	_	_	_	_	_	RX ⁽¹⁾	_	_	Υ	_
RB6	(2)	_	_	_	_	_	_	_	_	_	_	Υ	CS/LWAKE
RB7	(2)	_	_	_	_	_	_	_	TX ⁽¹⁾	_	_	Υ	_
RC0	16	AN4	_	CPS4	C2IN+	_	_	P1D ⁽¹⁾	_	_	_	Υ	_
RC1	15	AN5	_	CPS5	C12IN1-	_	_	P1C ⁽¹⁾	_	_	_	Υ	_
RC2	14	AN6	_	CPS6	C12IN2-	_	_	P1D ⁽¹⁾ P2B ⁽¹⁾	_	_	MDCIN1	Y	_
RC3	7	AN7	_	CPS7	C12IN3-		1	P1C ⁽¹⁾ CCP2 ⁽¹⁾ P2A ⁽¹⁾	_		MDMIN	Y	_
RC4	6	_	_	_	C2OUT	SRNQ	_	P1B	_	_	MDOUT	Υ	_
RC5	5	_	_	_	_	_	_	CCP1 P1A	_	_	MDCIN2	Y	_
RC6	_	_	_	_	_	_	_	_	_	_	_		No connection
RC7	(2)	١	_	ı	1	ı	ı	_			ı	Y	POWERGOOD input from Voltage Regulator
FAULT /TXE	12	-	_	1	1	1	1	_	_	_	1	_	_
VBAT	11	_	_	_	_	_	_	_	_	_	_	_	_
VREG	10	_	_	_	_	_	_	_	_	_	_	_	_
LBUS	9	_	_	-	_	_	_	_	_	_	-	_	_
VDD	1	_	_	_	_	_	_	_	_		_	-	VDD
Vss	20	_	_	_	_	_	_	_	_	_	_	_	Vss
Vss	8	_	_	_	_	_	_	_	_	_	_	_	LIN Vss

Note 1: Pin function is selectable via the APFCON0 or APFCON1 register.

2: Internal connection. No associated external pin.

Table of Contents

1.0 Device Overview	7
2.0 Using the PIC16F1829LIN in LIN Bus Applications	13
3.0 Enhanced Mid-range CPU	19
3.0 Enhanced Mid-range CPU 4.0 Memory Organization	21
5.0 I/O Ports	38
6.0 Analog-to-Digital Converter (ADC) Module	48
7.0 Master Synchronous Serial Port (MSSP1 and MSSP2) Module	
8.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	52
9.0 Consideration of Split Power Supplies and During Debug	57
10.0 Electrical Specifications	58
11.0 Packaging Information	64
Appendix A: Data Sheet Revision History	67
The Microchip Web Site	70
Customer Change Notification Service	70
Customer Support	70
Customer Support	71
Product Identification System	72

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

© 2012 Microchip Technology Inc. Preliminary DS41673A-page 5

NOTES:

1.0 DEVICE OVERVIEW

The PIC16F1829LIN is described within this data sheet. It is available in 20-pin SSOP package. Figure 1-1 shows a block diagram of the PIC16F1829LIN device. Tables 1-1 and 1-2 show the pinout description.

Refer to Table 1-1 for peripherals available per device.

TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral		PIC16F1829LIN
ADC		•
Capacitive Sensing (CPS) M	lodule	•
Data EEPROM		•
Digital-to-Analog Converter ((DAC)	•
Digital Signal Modulator (DS	M)	•
EUSART		•
Fixed Voltage Reference (FV	/R)	•
SR Latch		•
Capture/Compare/PWM Mod	lules	
	ECCP1	•
	ECCP2	•
	CCP3	•
Comparators		
	C1	•
	C2	•
Timers		
	Timer0	•
	Timer1	•
	Timer2	•
	Timer4	•
	Timer6	•

PIC16F1829LIN BLOCK DIAGRAM⁽¹⁾ FIGURE 1-1: Program Flash Memory RAM EEPROM CLKR Clock \boxtimes -Reference OSC2/CLKOUT Timing Generation **PORTA** OSC1/CLKIN INTRC \boxtimes CPU PORTB⁽²⁾ Oscillator MCLR X PORTC⁽³⁾ ADC Timer0 Timer1 Timer2 Timer4 Timer6 Comparators 10-Bit ► LBUS LIN SR ECCP1 ECCP2 CCP3 CCP4 EUSART **XCVR** FAULT/TXE Latch ■ VBAT Voltage Regulator ► VREG See applicable chapters for more information on peripherals. All PORTB pins (except RB4) are internal connections only. 2:

RC6 – no connection, RC7 internally connected to PWRGOOD.

3:

TABLE 1-2: PIC16F1829LIN PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/CPS0/C1IN+/VREF-/	RA0	TTL	CMOS	General purpose I/O.
DACOUT/ICSPDAT/ICDDAT	AN0	AN	_	A/D Channel 0 input.
	CPS0	AN	_	Capacitive sensing input 0.
	C1IN+	AN	_	Comparator C1 positive input.
	VREF-	AN	_	A/D and DAC Negative Voltage Reference input.
	DACOUT	_	AN	Digital-to-Analog Converter output.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
	ICDDAT	ST	CMOS	In-Circuit Data I/O.
RA1/AN1/CPS1/C12IN0-/VREF+/	RA1	TTL	CMOS	General purpose I/O.
SRI/ICSPCLK/ICDCLK	AN1	AN	_	A/D Channel 1 input.
	CPS1	AN	_	Capacitive sensing input 1.
	C12IN0-	AN	_	Comparator C1 or C2 negative input.
	VREF+	AN	_	A/D and DAC Positive Voltage Reference input.
	SRI	ST	_	SR latch input.
	ICSPCLK	ST	_	Serial Programming Clock.
	ICDCLK	ST	_	In-Circuit Debug Clock.
RA2/AN2/CPS2/T0CKI/INT/	RA2	ST	CMOS	General purpose I/O.
C1OUT/SRQ/CCP3/FLT0	AN2	AN	_	A/D Channel 2 input.
	CPS2	AN	_	Capacitive sensing input 2.
	T0CKI	ST	_	Timer0 clock input.
	INT	ST	_	External interrupt.
	C10UT	_	CMOS	Comparator C1 output.
	SRQ	_	CMOS	SR latch non-inverting output.
	CCP3	ST	CMOS	Capture/Compare/PWM 3.
	FLT0	ST	_	ECCP Auto-Shutdown Fault input.
RA3/T1G ⁽¹⁾ /VPP/MCLR	RA3	TTL	_	General purpose input.
	T1G	ST	_	Timer1 gate input.
	VPP	HV	_	Programming voltage.
	MCLR	ST	_	Master Clear with internal pull-up.
RA4/AN3/CPS3/OSC2/	RA4	TTL	CMOS	General purpose I/O.
CLKOUT/T1OSO/CLKR P2B ⁽¹⁾ /T1G ^(1,2)	AN3	AN	_	A/D Channel 3 input.
P2BC//TIGC-/	CPS3	AN	_	Capacitive sensing input 3.
	OSC2		CMOS	Comparator C2 output.
	CLKOUT	I	CMOS	Fosc/4 output.
	T10S0	XTAL	XTAL	Timer1 oscillator connection.
	CLKR	_	CMOS	Clock Reference output.
	P2B	_	CMOS	PWM output.
	T1G	ST	_	Timer1 gate input.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels 1^2C^{TM} = Schmitt Trigger input with 1^2C HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

2: Default function location.

3: Internal Connection. No associated external pin.

TABLE 1-2: PIC16F1829LIN PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RA5/CLKIN/OSC1/T1OSI/	RA5	TTL	CMOS	General purpose I/O.
T1CKI/P2A ⁽¹⁾ /CCP2 ⁽¹⁾	CLKIN	CMOS	_	External clock input (EC mode).
	OSC1	XTAL	_	Crystal/Resonator (LP, XT, HS modes).
	T10SI	XTAL	XTAL	Timer1 oscillator connection.
	T1CKI	ST	_	Timer1 clock input.
	P2A	_	CMOS	PWM output.
	CCP2	ST	CMOS	Capture/Compare/PWM 2.
RB4/AN10/CPS10	RB4	TTL	CMOS	General purpose I/O.
	AN10	AN	_	A/D Channel 10 input.
	CPS10	AN	_	Capacitive sensing input 10.
RB5 ⁽³⁾ /RX ^(1,2) /	RB5	TTL	CMOS	General purpose I/O.
	RX	ST	_	USART asynchronous input.
RB6 ⁽³⁾ /CS/LWAKE	RB6	TTL	CMOS	General purpose I/O.
	CS/ LWAKE	TTL	OD	LIN Transceiver Chip Select and Wake-up.
RB7 ⁽³⁾ /TX ^(1,2)	RB7	TTL	CMOS	General purpose I/O.
	TX	_	CMOS	USART asynchronous transmit.
RC0/AN4/CPS4/C2IN+/P1D ⁽¹⁾	RC0	TTL	CMOS	General purpose I/O.
	AN4	AN	_	A/D Channel 4 input.
	CPS4	AN	_	Capacitive sensing input 4.
	C2IN+	AN	_	Comparator C2 positive input.
	P1D	_	CMOS	PWM output.
RC1/AN5/CPS5/C12IN1-/P1C ⁽¹⁾	RC1	TTL	CMOS	General purpose I/O.
	AN5	AN	_	A/D Channel 5 input.
	CPS5	AN	_	Capacitive sensing input 5.
	C12IN1-	AN	_	Comparator C1 or C2 negative input.
	P1C	_	CMOS	PWM output.
RC2/AN6/CPS6/C12IN2-/	RC2	TTL	CMOS	General purpose I/O.
P1D ^(1,2) /P2B ^(1,2) /MDCIN1	AN6	AN	_	A/D Channel 6 input.
	CPS6	AN	_	Capacitive sensing input 6.
	C12IN2-	AN	_	Comparator C1 or C2 negative input.
	P1D	_	CMOS	PWM output.
	P2B	_	CMOS	PWM output.
	MDCIN1	ST	_	Modulator Carrier Input 1.
RC3/AN7/CPS7/C12IN3-/	RC3	TTL	CMOS	General purpose I/O.
P2A ^(1,2) /CCP2 ^(1,2) /P1C ^(1,2) /	AN7	AN	_	A/D Channel 7 input.
MDMIN	CPS7	AN	_	Capacitive sensing input 7.
	C12IN3-	AN		Comparator C1 or C2 negative input.
	P2A	_	CMOS	PWM output.
	CCP2	AN	_	Capacitive sensing input 2.
	P1C		CMOS	PWM output.
	MDMIN	ST	_	Modulator source input.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

2: Default function location.

3: Internal Connection. No associated external pin.

TABLE 1-2: PIC16F1829LIN PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RC4/C2OUT/SRNQ/P1B/	RC4	TTL	CMOS	General purpose I/O.
MDOUT	C2OUT	_	CMOS	Comparator C2 output.
	SRNQ	_	CMOS	SR latch inverting output.
	P1B	_	CMOS	PWM output.
	MDOUT	_	CMOS	Modulator output.
RC5/P1A/CCP1//	RC5	TTL	CMOS	General purpose I/O.
MDCIN2	P1A	_	CMOS	PWM output.
	CCP1	ST	CMOS	Capture/Compare/PWM 1.
	MDCIN2	ST	_	Modulator Carrier Input 2.
RC6	RC6	_	_	No connection.
RC7/POWERGOOD	RC7	TTL	_	POWERGOOD input from voltage regulator.
FAULT/TXE	_	TTL	OD	LIN Fault Indicator and Transmitter Enable.
VBAT	Battery Supply	Power	_	Battery voltage input to the LIN Transceiver and the voltage regulator.
VREG	Regulator Output	1	Power	Regulated 5.0V output.
LBUS	Network Bus	HV	HV	LIN/J2602 bus network connection.
VDD	VDD	Power	_	Positive supply.
Vss	Vss	Power	_	Ground reference.
LIN Vss	Vss	Power	_	Ground reference for voltage regulator and LIN bus.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels 1^2C^{TM} = Schmitt Trigger input with 1^2C HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

2: Default function location.

3: Internal Connection. No associated external pin.

NOTES:

Preliminary


2.0 USING THE PIC16F1829LIN IN LIN BUS APPLICATIONS

Note: Failure to follow the recommended setup and initialization may result in improper or unknown LIN operation.

2.1 Hardware

The PIC16F1829LIN internal connections are optimized to reduce the number of components in a typical LIN/J2602 node in a LIN bus system. Some features and modules of the stand-alone PIC16F1829 are no longer available or their functionality has changed.


FIGURE 2-1: TYPICAL LIN NETWORK CONFIGURATION



For this reason, the following figure (Figure 2-2) is a recommended block diagram. Note that the microcontroller is powered by the internal voltage regulator and an external connection must be made between VREG and VBB along with a load capacitor. FAULT/TXE can be monitored or controlled by any I/O pin.

© 2012 Microchip Technology Inc. Preliminary DS41673A-page 13

FIGURE 2-2: TYPICAL PIC16F1829LIN APPLICATION



Note 1: CF is the filter capacitor for the external voltage supply.

2: Transient suppressor diode. VCLAMP L = 27V.

3: These components are required for additional load dump protection above 43V.

2.2 Software

Please refer to the sections of this data sheet to determine what facilities have changed and what register values need to be properly initialized. Failure to follow these guidelines may result in improper operation.

2.2.1 TYPICAL INITIALIZATION CODE

```
InitialiseIOports
      banksel ANSELH
      MOVLW 0x04
                           ; disable AN8:9,11
      ANDWF ANSELH, f
      banksel TRISB
      MOVLW 0xC0
                            ; PORTB7:6 must be inputs
      IORWF TRISB, f
MOVLW 0xCF
                            ; PORTB5:4 must be outputs
      ANDWF TRISB, f
      MOVLW 0x80
       IORWF TRISC, f
                            ; PORTC7 is an input
      banksel LATB
       BSF LINCS
                            ;Chip Select Transceiver
      RETURN
SetupLINUSART
      banksel RCSTA
       MOVLW B'10010000'
                            ;UART enabled, 8-bit, continuous receive
      MOVWF RCSTA
      MOVLW B'00000100'
                           ;8-bit, asynchronous, high-baudrate
      MOVWF TXSTA
      MOVLW B'00001000'
                            ;16-bit Baud Rate Generator
      MOVWF BAUDCON
       CLRF SPBRGH
      MOVLW 0x31
                            ; setup initially for 20KBaud @ 4.0MHz, BRGH=1, BRG16=1
      MOVWF SPBRG
       banksel LATB
      BSF LINCS
                            ;to enable transceiver
      RETURN
```

2.2.2 SAMPLE TRANSMIT SOFTWARE

```
This routine is called when PIR1<TXIF> = 1:

PutDATAbyte

banksel TXREG

MOVF INDFO,w ; copy data byte into w-register

MOVWF TXREG

INCF FSRO, f ; point to next location

DECFSZ MESSAGE_COUNTER, f ; decrement Message Counter by one

RETURN
```

© 2012 Microchip Technology Inc. Preliminary DS41673A-page 15

2.2.3 SAMPLE RECEIVE SOFTWARE

```
The following routines are called when PIR1<RCIF> = 1:
GetBREAK
       banksel RCSTA
       BTFSS RCSTA, FERR ; was BREAK character longer than 8 bits?
       GOTO BadBREAKchar ; no, not a valid BREAK, too short
       MOVF RCREG,w ; dump break character, reset RCIF and FERR
       BTFSS STATUS, Z
             BadBREAKchar ; no, not a valid BREAK, not zero
       GOTO
       DECF
              MESSAGE COUNTER
       banksel PORTB
       BTFSS LINRX
       GOTO
              $-2
       banksel BAUDCTL
       BSF BAUDCTL, ABDEN ; enable AutoBaud
       RETURN
BadBREAKchar
       MOVF RCREG,w ; dump break character, reset RCIF and FERR
       RETURN
GetSYNC
       banksel BAUDCTL
       BTFSC BAUDCTL, ABDOVF; did baud rate generator overflow?
       GOTO BadSYNCchar; yes, bad sync character
       BTFSC RCSTA, FERR; was there a Framing Error?
       GOTO BadSYNCchar; yes, bad sync character
       DECF
               SPBRG
       MOVF
               RCREG, w
                              ; dump sync character, reset RCIF
       DECF
              MESSAGE COUNTER
       RETURN
BadSYNCchar
       BCF
              BAUDCTL, ABDOVF; clear the overflow condition
       MOVLW .12 ; reset the state machine
       MOVWF MESSAGE COUNTER
       RETURN
GetDATAbyte
       banksel RCREG
       MOVF RCREG,w ; get character, reset RCIF and FERR MOVWF RXTX_REG ; copy data into w-register MOVWF INDFO ; copy data into data area INCF FSRO, f ; point to next location
       DECF MESSAGE COUNTER, f ; decrement number of bytes to receive by one
       RETURN
```

2.3 Routing CCP4 to a Pin

Normally, CCP4 uses RC6 as an output pin. This pin is not available on the PIC16F1829LIN. This output function can be re-routed to RC4, through the Data Signal Modulator (DSM), as shown below.


```
; Setup CCP4
   banksel PR2
   movlw 0xFF
                    ; set PWM for highest resolution
   movwf PR2
   banksel CCP4CON
   movlw b'00001100'; set for PWM mode
   movwf CCP4CON
   movlw
         0x80
                   ; preload the duty cycle with a value
   movwf CCPR4L
   banksel CCPTMRS
   movlw 0x00
                    ; set Timer2 as clock source
   movwf CCPTMRS
   banksel PIR1
   bcf PIR1,TMR2IF; clear timer overflow flag
   movlw b'00000101'; clock prescaler = 4
   movwf T2CON
   bsf
          T2CON, TMR2ON; turn on Timer 2
; Setup DSM to route CCP4 to RC4
   banksel MDCON
   movlw b'11000000'; enable DSM, enable output pin
   movwf MDCON
   movlw 0x00
                    ; modulation controlled by MCBIT
   movwf MDSRC
   movlw 0x87
                   ; select CCP4 as carrier frequency and disable RC6
   movwf MDCARL
   movwf MDCARH
                    ; modulation source does not matter because high and low carriers are the
                     ; same.
```

NOTES:

3.0 ENHANCED MID-RANGE CPU

See "PIC16(L)F1825/1829 Data Sheet" (DS41440) for description of the enhanced mid-range 8-bit CPU core.

FIGURE 3-1: CORE BLOCK DIAGRAM



NOTES:

4.0 MEMORY ORGANIZATION

See "PIC16(L)F1825/1829 Data Sheet" (DS41440) for descriptions of Program memory, Data RAM and Data EEPROM.

Name	PIC16F18;	8	PIC16F1829LIN MEMORY MA	MOR		P, BANKS 0-7	_								1
The color of the	֡֡֡֡֞֞֩֜֞֩֞֩֜֞֡֡֡	BANK 1		L	BANK 2	L	BANK 3	L -	BANK 4	_	BANK 5	_	BANK 6	_	BANK 7
101 101		INDF0		100h	INDF0	180h	INDF0	200h	INDF0	280h	INDF0	300h	INDF0	380h	INDF0
102		INDF1		101h	INDF1	181h	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
1039 STATUS STA		PCL		102h	PCL	182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
1046 FSRUL 188h FSRUL 204h FSRUL 284h FSRUL 304h FSRUL 384h	083h STATUS	STATUS		103h	STATUS	183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
105h FSR14 18th FSR14 205h FSR14 28th FSR14 305h FSR14 38th 38th 105h FSR14 305h FSR14 38th 38th 105h FSR14 305h FSR14 38th 38th 105h		FSR0L		104h	FSR0L	184h	FSR0L	204h	FSR0L	284h	FSR0L	304h	FSR0L	384h	FSR0L
106h FSR14 180h FSR14 206h FSR14 206h FSR14 307h 180h WREG 209h WR	085h FSR0H	FSR0H		105h	FSR0H	185h	FSR0H	205h	FSR0H	285h	FSR0H	305h	FSR0H	385h	FSR0H
FSR1H 187h FSR1H 207h FSR1H 287h ESR 288h BSR 288h WREG 288h	086h FSR1L	FSR1L		106h	FSR1L	186h	FSR1L	206h	FSR1L	286h	FSR1L	306h	FSR1L	386h	FSR1L
108h WREG 188h WREG 208h WREG 288h PCLATH 204h PCCPACON	087h FSR1H	FSR1H		107h	FSR1H	187h	FSR1H	207h	FSR1H	287h	FSR1H	307h	FSR1H	387h	FSR1H
WREG 189H WREG 209h WREG 289h WREG 309h WREG 389h INTCOM 188H PCLATH 204h PCLATH 308h PCLATH 384h INTCOM 188h INTCOM 208h INTCOM 308h PCLATH 384h LATA 180h ANSELB 200h WPUB 280h — 300h — 386h LATE 180h ANSELB 200h WPUB 280h — 300h — 386h LATC 186h ANSELB 210h WPUB 280h — 300h — 386h LATC 180h ANSELB 210h WPUB 280h — 300h — 380h CMIZCONI 199h EEDARL 211h SSPTADD 290h CCPR4H 380h 390h CMIZCONI 199h EEDARL 211h SSPTCON 290h CCPR2H 390h 390h		BSR	г	108h	BSR	188h	BSR	208h	BSR	288h	BSR	308h	BSR	388h	BSR
10Ah PCLATH 18Ah PCLATH 20Ah PCLATH 30Ah PCLATH 38Ah 10Bh NTCON 18Bh NTCON 28Bh NTCON 30Bh NTCON 30Bh 10Dh LATB 18Dh ANSELB 20Ch WPUG 28Bh NTCON 30Ch — 38Ch 10Dh LATB 18Dh ANSELB 20Ch WPUG 28Bh — 30Ch — 38Ch 10Dh LATB 18Dh ANSELG 20Ch WPUG 28Bh — 30Ch — 38Ch 110h LATB 18Dh — 20Ch — 28Ch — 30Ch — 38Ch 110h — 18Dh EEDATH 21h SSP18DL 29Ch — 30Ch — 38Ch 113h CMICONI 19Ch EEDATH 21h SSP18DL 29Ch — 30Ch — 38Ch 114h CMICONI	089h WREG	WREG		109h	WREG	189h	WREG	209h	WREG	289h	WREG	309h	WREG	389h	WREG
10BH INTCON 18BH INTCON 20BH INTCON 30BH INTCON 38BH 10CH LATA 18CH ANSELG 20CH WPUG 28CH — 30CH — 38CH 10CH LATC 18CH ANSELG 20CH WPUG 28CH — 30CH — 38CH 10CH LATC 18CH ANSELG 20CH — 30CH — 38CH 11CH — 19CH — 20CH — 20CH — 38CH 11CH — 19CH — 20CH — 30CH — 38CH 11CH — 19CH — 20CH — 30CH — 38CH 11CH — 19CH — 20CH — 20CH — 38CH 11CH — 20CH — 20CH — 20CH — 38CH 11CH — 20CH<		PCLATH		10Ah	PCLATH	18Ah	PCLATH	20Ah	PCLATH	28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
LATA 18Ch ANSELA 20Ch WPUA 28Ch — 30Ch — 38Ch LATB 18Ch ANSELB 20Ch WPUC 28Ch — 30Ch — 38Ch — 18Fh — 20Ch — 28Ch — 30Ch — 38Ch — 18Fh — 20Ch — 28Ch — 30Ch — 38Ch — 19Ch — 20Ch — 28Ch — 30Ch — 38Ch CMCCONI 19th EEADRH 21th SSP10D 29Ch — 30Ch — 38Ch CMZCONI 19th EEDATL 21th SSP10DN 29th CCP1CON 31th CCP3CON 39th CMOUT 19th EECONI 21th SSP10DN 29th CCP1CON 31th CCP3CON 39th SRCONO 19th ECOND 21th SSP10DN 29th <t< td=""><td>08Bh INTCON</td><td>INTCON</td><td></td><td>10Bh</td><td>INTCON</td><td>18Bh</td><td>INTCON</td><td>20Bh</td><td>INTCON</td><td>28Bh</td><td>INTCON</td><td>30Bh</td><td>INTCON</td><td>38Bh</td><td>INTCON</td></t<>	08Bh INTCON	INTCON		10Bh	INTCON	18Bh	INTCON	20Bh	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
LATB 4NSELB 20Dh WPUB 28Dh — 30Dh — 38Dh LATC 18Fh ANSELC 20Fh WPUC 28Fh — 30Fh — 38Ph — 19Rh — 20Fh — 30Ph — 38Ph — 19Rh — 21Ph — 20Ph — 39Ph CMICONI 19th EEADRH 21h SSP18NSK 29Ph CCPR1H 31h CCPR3CH 39th CMICONI 19th EEDATH 21h SSP18NSK 29th CCPR1H 31h CCPR3CH 39th CMOUT 19th EECONI 21h SSP16NN 29th CCPR4H 39th 29th CMOUT 19th EECONI 21h SSP16NN 29th CCPR2H 39th CMOUT 19th ECCONI 21h SSP2NDN 29th CCPR2H 31th — 39th CMOCCONI 19th	08Ch TRISA	TRISA	П	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	-	30Ch	1	38Ch	INLVLA
LATC 18Fh ANSELC 20Fh — 30Fh — 38Fh — 19fh — 20fh — 30fh — 30fh — 19fh — 20fh — 30fh — 30fh — 19fh EEADRH 21fh SSP18DF 29fh CCPR1 31fh — 30fh CMZCONI 19th EEADRH 21zh SSP18DF 29th CCPR1A 31fh — 39th CMZCONI 19th EECONI 21fh SSP10NT 29th PWMZCON 31fh — 39th CMOUT 19th EECONI 21fh SSP10NT 29th CCPTAS 31fh — 39th CMOUT 19th EECONI 21fh SSP2MDF 29th CCPTAS 31fh — 39th CMOUT 19th EECONI 21fh SSP2MDF 29th CCPTAS 31fh — 39th C	08Dh TRISB	TRISB		10Dh	LATB	18Dh	ANSELB	20Dh	WPUB	28Dh	1	30Dh	I	38Dh	INLVLB
— 18Fh — 20Fh — 30Fh — 38Fh — 190h — 210h — 290h — 310h — 38Fh CMICONI 191h EEADRH 210h SSP1ADD 292h CCPR1L 311h CCPR3H 330h CMZCONI 193h EEDATL 213h SSP1ADD 292h CCPR1L 311h CCPR3H 392h CMZCONI 194h EEDATH 214h SSP1ADD 292h CCPRCON 314h — 394h CMOCON 194h EECONI 215h SSP1CONZ 298h CCPR2L 31h CCPR2CON 394h FVRCON 197h — 217h SSP2BUF 298h CCPR2L 31h — 396h SRCONI 198h RCREG 218h SSP2BUF 298h CCPR2N 31h — 396h SRCONI 198h RCSTA SSPECON 29h PWINZON	08Eh TRISC	TRISC	_	10Eh	LATC	18Eh	ANSELC	20Eh	WPUC	28Eh	1	30Eh	1	38Eh	INLVLC
— 190h — 210h — 310h — 390h CMICONIO 19th EEADRL 21th SSP18UF 29th CCPR1H 31th CCPR3H 39th CMICONIO 19th EEADRH 21th SSP18USK 29th CCPR1H 31th CCPR3H 39th CMZCONI 19th EEDATH 21th SSP18USK 29th PWM1CON 31th — 39th CMZCONI 19th EECONI 21th SSP16ON 29th PWM1CON 31th — 39th CMOUT 19th EECONI 21th SSP16ON 29th PWM1CON 31th — 39th DACCONIO 19th EECONI 21th SSP2BUF 29th CCPR2H 31th — 39th SRCONIO 19th RCREG 21th SSP2ROD 29th PWM2CON 31th — 39th SRCONIO 19th RCSTA 21th SSP2RON </td <td>08Fh —</td> <td>I</td> <td></td> <td>10Fh</td> <td>1</td> <td>18Fh</td> <td>1</td> <td>20Fh</td> <td>I</td> <td>28Fh</td> <td>1</td> <td>30Fh</td> <td>1</td> <td>38Fh</td> <td>1</td>	08Fh —	I		10Fh	1	18Fh	1	20Fh	I	28Fh	1	30Fh	1	38Fh	1
CMICONO 191h EEADRL 211h SSP1BUF 29th CCPR1L 31th CCPR3L 39th	- u060	I		110h	I	190h	I	210h	1	290h		310h	I	390h	1
CMICONI 192h EEADRH 212h SSP1ABK 292h CCPR1H 312h CCPR3H 392h CMZCONI 193h EEDATL 213h SSP1ABK 293h CCP1CON 313h CCP3CON 393h CMZCONI 194h EEDATH 215h SSP1CON 296h PVMM1CON 314h — 394h CMZCONI 196h EECONI 216h SSP1CON 396h — 397h — 397h DACCON 198h — 217h — 217h — 397h — 397h DACCON 198h — 218h SSP2KON 298h CCPR2L 318h — 397h DACCON 199h RCREG 219h SSP2KON 298h CCPR2CON 318h — 398h SRCONI 199h RCREG 21h SSP2KON 299h CCPZCON 314h — 398h APECONI 198h RCBRG 2	091h PIE1	PIE1		111h	CM1CON0	191h	EEADRL	211h	SSP1BUF	291h	CCPR1L	311h	CCPR3L	391h	IOCAP
CMZCON0 193h EEDATL 213h SSPTMSK 293h CCPTCON 313h CCP3CON 394h CMZCON1 194h EEDATH 214h SSPTCON 295h PWM1CON 314h — 394h CMOUT 195h EECON1 215h SSPTCON2 296h PCCPTAS 316h — 395h DACCON 198h — 217h SSPTCON2 296h CCPR2H 316h — 396h DACCON 198h — 217h SSPZBUF 299h CCPR2H 319h CCPR4H 399h SRCONI 198h TXREG 214h SSPZBUF 299h CCPR2H 319h CCPR4H 399h SRCONI 198h TXSTA 210h SSPZSUNS 299h CCPR2AS 317h — 396h SRCONI 199h RCSTA 210h SSPZSON 290h CCPR2AS 317h — 396h APECON 190h RCSTA	092h PIE2	PIE2		112h	CM1CON1	192h	EEADRH	212h	SSP1ADD	292h	CCPR1H	312h	CCPR3H	392h	IOCAN
CM2CON1 194h EEDATH 214h SSP1STAT 294h PWM1CON 314h — 394h CMOUT 195h EECON1 215h SSP1CON 296h PSTRTCON 316h — 397h FVRCON 198h EECON2 216h SSP1CON3 298h CCPR2L 318h — 397h DACCONIO 198h RCREG 219h SSP2RDB 298h CCPR2H 399h DACCONI 198h RCREG 219h SSP2RDB 298h CCPR2H 39h SRCONI 198h RCREG 214h SSP2RDB 298h CCPR2H 39h SRCONI 198h RCREG 214h SSP2RON 290h PWM2CON 314h — 39ch APFCONI 196h RCSTA 210h SSP2CON 316h — 39ch APFCONI 196h RCSTA 210h PSTR2CON 31ch — 39ch APFCONI 196h	093h —	I		113h	CM2CON0	193h	EEDATL	213h	SSP1MSK	293h	CCP1CON	313h	CCP3CON	393h	IOCAF
CIMOUT 196h EECON1 216h SSPICON2 296h CCP1AS 316h — 396h — 397h	094h —	1		114h	CM2CON1	194h	EEDATH	214h	SSP1STAT	294h	PWM1CON	314h	1	394h	IOCBP
BORCON 196h EECON2 216h SSPICON2 296h PSTRICON 317h — 397h DACCON0 198h — 217h SSPICON3 297h — 317h — 397h DACCON1 198h — 218h — 298h CCPR2L 318h — 397h DACCON1 198h RCREG 214h SSPZBNSK 298h CCPR2L 318h — 398h SRCON1 198h SPBRGH 216h SSPZSON 296h CCPR2AS 31Ch — 398h APFCON1 196h RCSTA 210h SSPZCON 296h CCPZAS 31Ch — 396h APFCON1 196h RCSTA 216h SSPZCON 296h CCPZAS 31Ch — 396h APFCON1 196h RADIDCON 216h SSPZCON3 296h — 316h — 396h ACRESISET 196h BAUDCON 216	095h OPTION REG	OPTION REG		115h	CMOUT	195h	EECON1	215h	SSP1CON	295h	CCP1AS	315h	1	395h	IOCBN
FVRCON 197h — 217h SSPICON3 297h — 317h — 397h DACCON0 198h — 218h — 298h CCPR2L 318h — 398h DACCON1 198h RCREG 219h SSP2BUF 298h CCPR2H 398h 399h SRCON1 198h TXREG 214h SSP2ADD 294h CCP2CON 314h CCPR4H 399h SRCON1 198h SPBRGL 218h SSP2CON 39h CCP2CON 314h CCP4CON 39h APFCON1 198h RCSTA 210h SSP2CON 29h CCP2CON 31h — 39ch APFCON1 196h RCSTA 21h SSP2CON2 29h CCPTMRS 31h — 39ch APFCON1 196h RAUDCON 21h SSP2CON2 29h CCPTMRS 31h — 39ch ACRESISER BAUDCON 21h SSP2CON3		PCON		116h	BORCON	196h	EECON2	216h	SSP1CON2	296h	PSTR1CON	316h	1	396h	IOCBF
DACCONO 198h — 218h — 298h CCPR2L 318h CCPR4L 398h 388h 398h 398h 398h 398h 398h <t< td=""><td>097h WDTCON</td><td>WDTCON</td><td></td><td>117h</td><td>FVRCON</td><td>197h</td><td>1</td><td>217h</td><td>SSP1CON3</td><td>297h</td><td>Ι</td><td>317h</td><td>1</td><td>397h</td><td>1</td></t<>	097h WDTCON	WDTCON		117h	FVRCON	197h	1	217h	SSP1CON3	297h	Ι	317h	1	397h	1
DACCON1 199h RCREG 219h SSP2BUF 299h CCPR2H 319h CCPR4H 399h SRCON0 19Ah TXREG 21Ah SSP2ADD 29Ah CCP2CON 31Ah CCP4CON 39Ah SRCON1 19Bh SPBRGL 21Bh SSP2ADD 29Ah CCP2CON 31Ah CCP4CON 39Ah APFCON1 19Ch SPBRGH 21Ch SSP2CON 29Ch CCP2AS 31Ch — 39Ch APFCON1 19Ch RCSTA 21Ch SSP2CON2 29Ch CCPTMRS 31Ch — 39Ch APFCON1 19Eh ABUDCON 21Fh SSP2CON2 29Fh CCPTMRS 31Fh — 39Ch ACCESSES 1AOh General General General General General General Butpose Purpose Purpose Purpose Purpose Purpose Purpose Purpose BOBytes 30Bh 30Bh 31Bh 31Bh <t< td=""><td>098h OSCTUNE</td><td>OSCTUNE</td><td></td><td>118h</td><td>DACCON0</td><td>198h</td><td>1</td><td>218h</td><td>_</td><td>298h</td><td>CCPR2L</td><td>318h</td><td>CCPR4L</td><td>398h</td><td>_</td></t<>	098h OSCTUNE	OSCTUNE		118h	DACCON0	198h	1	218h	_	298h	CCPR2L	318h	CCPR4L	398h	_
SRCONO 19Ah TXREG 21Ah SSP2ADD 29Ah CCP2CON 31Ah CCP4CON 39Ah SRCON1 19Bh SPBRGL 21Bh SSP2ABK 29Bh PWM2CON 31Bh — 39Bh AFCON1 19Ch SPBRGH 21Ch SSP2CON1 29Ch CCP2AS 31Ch — 39Ch AFCON1 19Ch RCSTA 21Ch SSP2CON2 29Ch CCPTMRS 31Ch — 39Ch 39Ch AFCON1 19Ch RCSTA 21Ch SSP2CON2 29Ch CCPTMRS 31Ch — 39Ch 39Ch AFFON 1 19Ch RAUDCON 21Ch SSP2CON3 29Ch — 31Ch — 39Ch — 39Ch BAUDCON 21Ch SSP2CON3 29Ch — 31Ch — 39Ch — 39Ch BAUDCON 22Ch Copanical BAUDCON 22Ch Copanical BAUDCON 30Ch BAUDCON 30C		OSCCON		119h	DACCON1	199h	RCREG	219h	SSP2BUF	299h	CCPR2H	319h	CCPR4H	399h	-
SPECON1 19Bh SPBRGL 21Bh SSP2MSK 29Bh PWM2CON 31Bh — 39Bh APFCON0 19Ch SPBRGH 21Ch SSP2STAT 29Ch CCP2AS 31Ch — 39Ch APFCON1 19Ch RCSTA 21Dh SSP2CON2 29Ch CCPTMRS 31Ch — 39Ch 39Ch APFCON1 19Ch RCSTA 21Ch SSP2CON2 29Ch CCPTMRS 31Ch — 39Ch 39Ch APFCON1 19Ch RAUDCON 21Fh SSP2CON3 29Fh CCPTMRS 31Fh — 39Fh — BAUDCON 21Fh SSP2CON3 29Fh CCPTMRS 31Fh — 39Fh — General Ge	09Ah OSCSTAT	OSCSTAT		11Ah	SRCONO	19Ah	TXREG	21Ah	SSP2ADD	29Ah	CCP2CON	31Ah	CCP4CON	39Ah	CLKRCON
— 19Ch SPBRGH 21Ch SSP2STAT 29Ch CCP2AS 31Ch — 39Ch <	09Bh ADRESL	ADRESL	_	11Bh	SRCON1	19Bh	SPBRGL	21Bh	SSP2MSK	29Bh	PWM2CON	31Bh	1	39Bh	1
APFCON0 19Dh RCSTA 21Dh SSP2CON 29Dh PSTR2CON 31Dh — 39Dh 30Dh 30Dh 30Dh 30Dh 30Dh 30Dh 30Dh 3Dh <	09Ch ADRESH	ADRESH		11Ch	I	19Ch	SPBRGH	21Ch	SSP2STAT	29Ch	CCP2AS	31Ch	1	39Ch	MDCON
APFCON1 19Eh TXSTA 21Eh SSP2CON2 29Eh CCPTMRS 31Eh — 39Eh 29Eh — 39Ch 34Ch 36Eh 36Ch 36Eh 36Ch 36Eh 36Ch 36Ch 36Ch 36Ch 36Ch 36Ch	09Dh ADCON0	ADCON0		11Dh	APFCON0	19Dh	RCSTA	21Dh	SSP2CON	29Dh	PSTR2CON	31Dh	I	39Dh	MDSRC
— 19Fh BAUDCON 21Fh SSP2CON3 29Fh — 31Fh — 39Fh General 1A0h General 220h Accesses 220h Accesses 320h 340h 340h General General General General Purpose Purpose Purpose Purpose Purpose Purpose Register Register<	09Eh ADCON1	ADCON1		11Eh	APFCON1	19Eh	TXSTA	21Eh	SSP2CON2	29Eh	CCPTMRS	31Eh	I	39Eh	MDCARL
Caneral General General Purpose Register 80 Bytes Accesses Acc	09Fh —	I		11Fh	I	19Fh	BAUDCON	21Fh	SSP2CON3	29Fh	Ι	31Fh	1	39Fh	MDCARH
General General General General General General General Purpose Purpose Purpose Purpose Purpose Purpose Register Register Register Register Register 80 Bytes 80 Bytes 80 Bytes 36Fh 36Fh 370h Accesses Accesses Accesses 370h 370h 370h Accesses Accesses Accesses Accesses 370h Accesses 70h - 7Fh 70h - 7Fh 37Fh 37Fh 37Fh 37Fh	0A0h		_	120h		1A0h		220h		2A0h		320h		3A0h	
Purpose Purpose <t< td=""><td>General</td><td>General</td><td></td><td></td><td>General</td><td></td><td>General</td><td></td><td>General</td><td></td><td>General</td><td></td><td>General</td><td></td><td>General</td></t<>	General	General			General		General		General		General		General		General
Register	Purpose	Purpose			Purpose		Purpose		Purpose		Purpose		Purpose		Purpose
1EFh	Register 80 Bytes	Register 80 Bytes			Register 80 Bytes		Register 80 Bvtes		Register 80 Bytes		Register 80 Bytes		Register 80 Bytes		Register 80 Bytes
1Erh		,		į	,	į	,	Ī	,	į L		2		3FFh	,
Accesses Accesses Accesses Accesses Accesses Accesses 70h – 7Fh 70h – 7Fh 70h – 7Fh 70h – 7Fh 37Fh 33Fh	0Ern 0F0h		+	170h		1F0h		270h		2F0h		370h		3F0h	
/Un /Fh /Un /F	Accesses	Accesses			Accesses		Accesses		Accesses		Accesses		Accesses		Accesses
1117	/UN - /FN	/UU – /FU		17 17 17	/UN – /FN	ן הר	/UN – /FN	27Eh	/UU – /FU	טבבא	/ Un / / Fin	37Eh	/ UN – / F.N	200	/ UN – / FN

Legend: = Unimplemented data memory locations, read as '0'

Note 1: Registers in bold have functional differences. Please refer to the appropriate chapters for details.

Name Name		"	500h	BANK 10	9	BANK 11		BANK 12		BANK 13		BANK 14	i	BANK 15
	480h 481h 483h 484h 485h 486h 486h 486h 487h 487h		500h		100									
	481h 482h 483h 484h 485h 486h 486h 487h 487h			INDF0	280h	INDF0	4009	INDF0	680h	INDF0	700h	INDF0	780h	INDF0
	483h 483h 484h 485h 486h 487h 487h	INDF1	501h	INDF1	581h	INDF1	601h	INDF1	681h	INDF1	701h	INDF1	781h	INDF1
	483h 485h 486h 486h 487h 487h 487h	PCL	502h	PCL	582h	PCL	602h	PCL	682h	PCL	702h	PCL	782h	PCL
	484h 485h 485h 486h 487h 487h	STATUS	503h	STATUS	583h	STATUS	603h	STATUS	683h	STATUS	703h	STATUS	783h	STATUS
	485h 486h 487h 487h 487h	FSR0L	504h	FSR0L	584h	FSR0L	604h	FSR0L	684h	FSR0L	704h	FSR0L	784h	FSR0L
	486h 487h 488h		505h	FSR0H	585h	FSR0H	605h	FSR0H	685h	FSR0H	705h	FSR0H	785h	H0AS4
	487h 488h	FSR1L	506h	FSR1L	586h	FSR1L	606h	FSR1L	686h	FSR1L	706h	FSR1L	786h	FSR1L
	488h		507h	FSR1H	587h	FSR1H	607h	FSR1H	687h	FSR1H	707h	FSR1H	787h	FSR1H
			508h	BSR	588h	BSR	608h	BSR	688h	BSR	708h	BSR	788h	BSR
	489h	WREG	509h	WREG	589h	WREG	609h	WREG	689h	WREG	709h	WREG	789h	WREG
	48Ah		50Ah	PCLATH	58Ah	PCLATH	60Ah	PCLATH	68Ah	PCLATH	70Ah	PCLATH	78Ah	PCLATH
	48Bh	INTCON	50Bh	INTCON	58Bh	INTCON	60Bh	INTCON	68Bh	INTCON	70Bh	INTCON	78Bh	INTCON
40Ch —	48Ch		50Ch	I	58Ch	1	60Ch	1	68Ch		70Ch	I	78Ch	1
40Dh	48Dh		50Dh	I	58Dh	I	60Dh	1	68Dh	1	70Dh	I	78Dh	1
40Eh	48Eh		50Eh	I	58Eh	I	60Eh	-	68Eh	I	70Eh	I	78Eh	I
	48Fh		50Fh	I	58Fh	1	60Fh	1	68Fh	1	70Fh	I	78Fh	1
410h	490h	1	510h	1	590h	1	610h		4069	1	710h	I	790h	1
411h —	491h	1	511h	1	591h	1	611h	1	691h	1	711h	I	791h	1
412h —	492h	1	512h	1	592h	1	612h	1	692h	1	712h	I	792h	1
413h —	493h	1	513h	1	593h	I	613h	I	693h	I	713h	I	793h	1
414h —	494h	1	514h	I	594h	ı	614h	-	694h	I	714h	I	794h	_
415h TMR4	495h	1	515h	I	595h	I	615h	I	695h	I	715h	I	795h	_
	496h	1	516h	I	296h	I	616h	1	4969	I	716h	I	796h	_
417h T4CON	497h	1	517h	I	597h	1	617h	-	697h	1	717h	1	797h	-
418h —	498h		518h	ı	598h	-	618h		698h	1	718h	1	798h	_
419h —	499h	-	519h	1	299h		619h	1	4669	l	719h	1	799h	1
41Ah —	49Ah	-	51Ah	1	59Ah	-	61Ah	1	69Ah	I	71Ah	1	79Ah	1
	49Bh	-	51Bh	l	59Bh		61Bh	1	69Bh	l	71Bh	1	79Bh	1
	49Ch	_	51Ch	1	59Ch	-	61Ch		69Ch	1	71Ch		79Ch	_
41Dh PR6	49Dh		51Dh	I	59Dh	I	61Dh	Ι	69Dh	I	71Dh	Ι	79Dh	1
	49Eh	_	51Eh	1	59Eh	-	61Eh		69Eh	1	71Eh		79Eh	_
41Fh —	49Fh	1	51Fh	I	59Fh	I	61Fh	I	69Fh	I	71Fh	I	79Fh	-
420h	440h		520h		5A0h		620h	General Purpose	6A0h		720h		7A0h	
General		General Purpose		General Purpose		General Purpose	64Fh	Register 48 Bytes		Unimplemented		Unimplemented		Unimplemented
Register 80 Bytes		Register 80 Bytes		Register 80 Bytes		Register 80 Bytes	650h	Unimplemented		Read as '0'		Read as '0'		Read as '0'
46Fh	4EFh		56Fh		5EFh		66Fh	Kead as ∵	6EFh		76Fh		7EFh	
470h	4F0h		270h		5F0h		670h		6F0h		770h		7F0h	
Accesses 70h – 7Fh	=	Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh	_	Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
47Fh	4FFh		57Fh		5FFh		67Fh		6FFh		77Fh		7FFh	

Legend: = Unimplemented data memory locations, read as '0'

Note 1: Registers in bold have functional differences. Please refer to the appropriate chapters for details.

TABLE 4-3 :		PIC16F	PIC16F1829LIN MEMORY MA	MOR	Y MAP, BANKS 16-23	IKS 1	6-23								
	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h	INDF0	880h	INDF0	900h	INDF0	980h	INDF0	A00h	INDF0	A80h	INDF0	Booh	INDF0	B80h	INDF0
801h	INDF1	881h	INDF1	901h	INDF1	981h	INDF1	A01h	INDF1	A81h	INDF1	B01h	INDF1	B81h	INDF1
802h	PCL	882h	PCL	902h	PCL	982h	PCL	A02h	PCL	A82h	PCL	B02h	PCL	B82h	PCL
803h	STATUS	883h	STATUS	903h	STATUS	983h	STATUS	A03h	STATUS	A83h	STATUS	B03h	STATUS	B83h	STATUS
804h	FSR0L	884h	FSR0L	904h	FSR0L	984h	FSR0L	A04h	FSR0L	A84h	FSR0L	B04h	FSR0L	B84h	FSR0L
805h	FSR0H	885h	FSR0H	905h	FSR0H	985h	FSR0H	A05h	FSR0H	A85h	FSR0H	B05h	FSR0H	B85h	FSR0H
806h	FSR1L	886h	FSR1L	906h	FSR1L	986h	FSR1L	A06h	FSR1L	A86h	FSR1L	B06h	FSR1L	B86h	FSR1L
807h	FSR1H	887h	FSR1H	907h	FSR1H	987h	FSR1H	A07h	FSR1H	A87h	FSR1H	B07h	FSR1H	B87h	FSR1H
808h	BSR	888h	BSR	908h	BSR	988h	BSR	A08h	BSR	A88h	BSR	B08h	BSR	B88h	BSR
809h	WREG	889h	WREG	909h	WREG	989h	WREG	A09h	WREG	A89h	WREG	B09h	WREG	B89h	WREG
80Ah	PCLATH	88Ah	PCLATH	90Ah	PCLATH	98Ah	PCLATH	A0Ah	PCLATH	A8Ah	PCLATH	BOAh	PCLATH	B8Ah	PCLATH
80Bh	INTCON	88Bh	INTCON	90Bh	INTCON	98Bh	INTCON	A0Bh	INTCON	A8Bh	INTCON	BOBh	INTCON	B8Bh	INTCON
80Ch	1	88Ch	I	90Ch	Ι	4286	1	A0Ch	I	A8Ch	I	BOCh	ı	H38Gh	I
80Dh	I	88Dh	I	90Dh	Ι	98Dh	1	A0Dh	1	A8Dh	I	BODh	ı	B8Dh	I
80Eh	1	88Eh	I	90Eh	1	98Eh	1	A0Eh	1	A8Eh	I	BOEh	ı	B8Eh	I
80Fh	I	88Fh	I	90Fh	Ι	98Fh	1	A0Fh	1	A8Fh	I	B0Fh	ı	B8Fh	I
810h	1	890h	I	910h	1	990h	1	A10h	1	A90h	I	B10h	ı	B90h	I
811h	I	891h	I	911h	I	991h	1	A11h	1	A91h	I	B11h	I	B91h	I
812h	I	892h	1	912h	Ι	992h	1	A12h	1	A92h	I	B12h	1	B92h	1
813h	I	893h	1	913h	Ι	993h	1	A13h	1	A93h	I	B13h	1	B93h	1
814h	1	894h	1	914h	Ι	994h	1	A14h	1	A94h	I	B14h	1	B94h	1
815h	1	895h	1	915h	1	995h	1	A15h	_	A95h	1	B15h	1	B95h	1
816h	1	896h	1	916h	-	4966	ı	A16h	1	A96h	I	B16h	1	B96h	-
817h	1	897h	1	917h	-	997h	-	A17h	_	A97h	1	B17h	1	B97h	1
818h	-	898h	1	918h	-	998h	-	A18h	_	A98h	1	B18h	1	B98h	-
819h	_	899h		919h	_	4666	_	A19h	_	A99h	_	B19h	_	B99h	_
81Ah	-	89Ah	1	91Ah	-	99Ah	-	A1Ah	_	A9Ah	1	B1Ah	1	B9Ah	-
81Bh	I	89Bh	I	91Bh	I	99Bh	ı	A1Bh	1	A9Bh	1	B1Bh	ı	B9Bh	I
81Ch	I	89Ch	I	91Ch	Ι	99Ch	ı	A1Ch	1	A9Ch	I	B1Ch	ı	B9Ch	ı
81Dh	l	89Dh	Ι	91Dh	Ι	4066	ı	A1Dh	1	A9Dh	I	B1Dh	ı	B9Dh	I
81Eh	I	89Eh	I	91Eh	Ι	99Eh	ı	A1Eh	1	A9Eh	I	B1Eh	ı	B9Eh	ı
81Fh	I	89Fh	I	91Fh	Ι	99Fh	1	A1Fh	I	A9Fh	I	B1Fh	I	B9Fh	I
820h		8A0h		920h		40 V 6		A20h		AA0h		B20h		BA0h	
	Unimplemented Read as '0'	ס	Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
870h	Accesses	8F0h	Accesses	970h	Accesses	40 <u>4</u> 6	Accesses	470h	Accesses	AF0h	Accesses	B70h	Accesses	BF0h	Accesses
87Fh	/UN – /FN	8FFh	/UN – /FN	97Fh	/Un – /Fn	9FFh	/UN – /FN	A7Fh	/0n – /Fn	AFFh		B7Fh	/ UN – /FN	BFFh	/UN - /FN
-6000		1		-	(0)	-				-		-			

 = Unimplemented data memory locations, read as '0'.
 Registers in bold have functional differences. Please refer to the appropriate chapters for details. Legend: Note 1:

	BANK 31	INDF0	INDF1		STATUS	FSR0L	FSR0H	FSR1L	FSR1H	BSR			INTCON												Coo Toblo 4 E for													Accesses 70h – 7Fh
		F80h	F81h	F82h	F83h	F84h	F85h	F86h	F87h	F88h	F89h	F8Ah	F8Bh	F8Ch	F8Dh	F8Eh	F8Fh	F90h	F91h	F92h	F93h	F94h	F95h	F96h	F97h	F98h	F99h	F9Ah	F9Bh	F9Ch	F9Dh	F9Eh	F9Fh	FA0h		FEFh	FF0h	FFFh
	BANK 30	INDF0	INDF1	PCL	STATUS	FSR0L	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	1	1	1	1	-	-	Ι	-	I	I	ı	-	-	1	I	I	I	1	Ι	1		Unimplemented Read as '0'			Accesses 70h – 7Fh
		Fooh	F01h	F02h	F03h	F04h	F05h	F06h	F07h	F08h	F09h	F0Ah	F0Bh	FOCh	FODh	FOEh	FOFh	F10h	F11h	F12h	F13h	F14h	F15h	F16h	F17h	F18h	F19h	F1Ah	F1Bh	F1Ch	F1Dh	F1Eh	F1Fh	F20h		F6Fh	F70h	F7Fh
	BANK 29	INDF0	INDF1	PCL	STATUS	FSR0L	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	I	1	1	1	ı	-	ı	-	ı	1	ı	1	ı	I	ı	ı	ı	-	ı	1		Unimplemented Read as '0'			Accesses 70h – 7Fh
		E80h	E81h	E82h	E83h	E84h	E85h	E86h	E87h	E88h	E89h	E8Ah	E8Bh	E8Ch	E8Dh	E8Eh	E8Fh	E90h	E91h	E92h	E93h	E94h	E95h	E96h	E97h	E98h	E99h	E9Ah	E9Bh	E9Ch	E9Dh	E9Eh	E9Fh	EA0h		EEFh	EF0h	EFF
	BANK 28	INDF0	INDF1	PCL	STATUS	FSR0L	FSR0H	FSR1L	FSR1H	BSR	WREG		INTCON	1	1	1	1	ı	1	ı	1	I	1	ı	1	ı	1	I	I	I	1	ı	1		Unimplemented Read as '0'			Accesses 70h – 7Fh
		E00h	E01h	E02h	E03h	E04h	E05h	E06h	E07h	E08h	E09h	E0Ah	E0Bh	E0Ch	EODh	EOEh	E0Fh	E10h	E11h	E12h	E13h	E14h	E15h	E16h	E17h	E18h	E19h	E1Ah	E1Bh	E1Ch	E1Dh	E1Eh	E1Fh	E20h		E6Fh	E70h	E7Fh
-31	BANK 27	INDF0	INDF1	PCL	STATUS	FSR0L	FSR0H	FSR1L	FSR1H	BSR	WREG		INTCON	I	I	1	I	I	1	I	1	I	1	I	1	I	I	I	I	I	1	I	I		Unimplemented Read as '0'			Accesses 70h – 7Fh
(S 24		D80h	D81h	D82h	D83h	D84h	D85h	D86h	D87h	D88h	D89h	D8Ah	D8Bh	D8Ch	D8Dh	D8Eh	D8Fh	H060	D91h	D92h	D93h	D94h	D95h	196D	D97h	D98h	199h	D9Ah	D9Bh	D9Ch	D9Dh	D9Eh	D9Fh	DA0h		DEFh	DF0h	DFFh
PIC16F1829LIN MEMORY MAP, BANKS 24-31	BANK 26	INDF0	INDF1	PCL	STATUS	FSR0L	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	1	1	1	1	1	1	ı	I	I	I	I	1	1	I	I	I	I	1	ı	1		Unimplemented Read as '0'			Accesses 70h – 7Fh
MOR		D00h	D01h	D02h	D03h	D04h	D05h	D06h	D07h	D08h	D09h	D0Ah	DOBh	DOCh	DODh	DOEh	DOFh	D10h	D11h	D12h	D13h	D14h	D15h	D16h	D17h	D18h	D19h	D1Ah	D1Bh	D1Ch	D1Dh	D1Eh	D1Fh	D20h		D6Fh	D70h	D7Fh
1829LIN MEI	BANK 25	INDF0	INDF1	PCL	STATUS	FSR0L	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	1	I	1	1	1	_	1	1	I	I	ı	1	1	1	I	I	I	1	1	1		Unimplemented Read as '0'			Accesses 70h – 7Fh
316F1		C80h	C81h	C82h	C83h	C84h	C85h	C86h	C87h	C88h	C89h	C8Ah	C8Bh	C8Ch	C8Dh	C8Eh	C8Fh	C90h	C91h	C92h	C93h	C94h	C95h	C36h	C97h	C98h	C99h	C9Ah	C9Bh	C9Ch	C9Dh	C9Eh	C9Fh	CA0h		CEFh	CF0h	CFFh
TABLE 4-4: PIC	BANK 24	INDF0	INDF1	PCL	STATUS	FSR0L	FSR0H	FSR1L	FSR1H	BSR	WREG	PCLATH	INTCON	I	I	I	I	I	_	ı	1	ı	1	I	1	ı	I	I	ı	I	1	ı	1		Unimplemented Read as '0'			Accesses 70h – 7Fh
TABL		COOh	C01h	C02h	C03h	C04h	C05h	C06h	C07h	C08h	C09h	COAh	COBh	COC	CODh	COEh	COFh	C10h	C11h	C12h	C13h	C14h	C15h	C16h	C17h	C18h	C19h	C1Ah	C1Bh	C1Ch	C1Dh	C1Eh	C1Fh	C20h		C6Fh	C70h	CFFh

Legend: = Unimplemented data memory locations, read as '0'.

TABLE 4-5: PIC16F1829LIN MEMORY MAP, BANK 31

	•	
	Bank 31	
F8Ch		
	Unimplemented	
	Read as '0'	
FE3h		
FE4h	STATUS_SHAD	
FE5h	WREG_SHAD	
FE6h	BSR_SHAD	
FE7h	PCLATH_SHAD	
FE8h	FSR0L_SHAD	
FE9h	FSR0H_SHAD	
FEAh	FSR1L_SHAD	
FEBh	FSR1H_SHAD	
FECh	_	
FEDh	STKPTR	
FEEh	TOSL	
FEFh	TOSH	
Legend:	= Unimplemented da	ta memory locations,
	read as '0'.	,

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY

	7 0.		0.10.10.1					1		-	t
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 0											
000h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	1		xxxx xxxx	xxxx xxxx
001h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	1		xxxx xxxx	xxxx xxxx
002h ⁽¹⁾	PCL	Program Cou	ınter (PC) Lea	st Significant E	syte					0000 0000	0000 0000
003h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
004h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
005h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
006h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
007h ⁽¹⁾	FSR1H	Indirect Data	Memory Addre	ess 1 High Poi	nter					0000 0000	0000 0000
008h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
009h ⁽¹⁾	WREG	Working Reg	ister		•					0000 0000	uuuu uuuu
00Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
00Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
00Ch	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	xx xxxx
00Dh ⁽²⁾	PORTB	LINTX	LINCS	LINRX	RB4	_	_	_	_	xxxx	xxxx
00Eh ⁽²⁾	PORTC	PWRGD	_	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	xxxx xxxx
00Fh	_	Unimplement	ted							_	_
010h	_	Unimplement	ted							_	_
011h	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
012h	PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF	0000 00	0000 00
013h	PIR3	_	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	00 0-0-	00 0-0-
014h	PIR4	_	_	_	_	_	_	BCL2IF	SSP2IF	00	00
015h	TMR0	Timer0 Modu	le Register							xxxx xxxx	uuuu uuuu
016h	TMR1L	Holding Pogi	otor for the Lo	act Cignificant	Byte of the 16	S-hit TMR1 Re	nietor			xxxx xxxx	uuuu uuuu
017h		I loluling ixegi	Stel loi the Lea	asi Signincani	2,100.110.10	Die Hwii er rec	gister				
	TMR1H			st Significant E	•					xxxx xxxx	uuuu uuuu
018h	TMR1H T1CON				Byte of the 16			_	TMR10N		uuuu uuuu uuuu uu-u
		Holding Regi	ster for the Mo	st Significant B	Byte of the 16	-bit TMR1 Re	gister	— T1GS	TMR10N S<1:0>	xxxx xxxx	
018h	T1CON	Holding Regi	ster for the Mo TMR1CS0 T1GPOL	est Significant E	Byte of the 16- S<1:0>	-bit TMR1 Report T10SCEN	gister T1SYNC	— T1GS		xxxx xxxx 0000 00-0	uuuu uu-u
018h 019h	T1CON T1GCON	Holding Regi TMR1CS1 TMR1GE	TMR1CS0 T1GPOL lle Register	est Significant E	Byte of the 16- S<1:0>	-bit TMR1 Report T10SCEN	gister T1SYNC	— T1GS:		xxxx xxxx 0000 00-0 0000 0x00	uuuu uu-u uuuu uxuu
018h 019h 01Ah	T1CON T1GCON TMR2	Holding Regi TMR1CS1 TMR1GE Timer2 Modu	TMR1CS0 T1GPOL lle Register	est Significant E	Syte of the 16 S<1:0> T1GSPM	-bit TMR1 Report T10SCEN	gister T1SYNC			xxxx xxxx 0000 00-0 0000 0x00 0000 0000	uuuu uu-u uuuu uxuu 0000 0000
018h 019h 01Ah 01Bh	T1CON T1GCON TMR2 PR2	Holding Regi TMR1CS1 TMR1GE Timer2 Modu	TMR1CS0 T1GPOL Tle Register d Register	st Significant E T1CKP T1GTM	Syte of the 16 S<1:0> T1GSPM	-bit TMR1 Report T10SCEN	gister T1SYNC T1GVAL		S<1:0>	xxxx xxxx 0000 00-0 0000 0x00 0000 0000 1111 1111	uuuu uu-u uuuu uxuu 0000 0000 1111 1111
018h 019h 01Ah 01Bh 01Ch	T1CON T1GCON TMR2 PR2	Holding Regi TMR1CS1 TMR1GE Timer2 Modu Timer2 Perior	TMR1CS0 T1GPOL Tle Register d Register	st Significant E T1CKP T1GTM	Syte of the 16 S<1:0> T1GSPM	-bit TMR1 Report T10SCEN	gister T1SYNC T1GVAL TMR2ON		S<1:0>	xxxx xxxx 0000 00-0 0000 0x00 0000 0000 1111 1111	uuuu uu-u uuuu uxuu 0000 0000 1111 1111

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 1		,								_	•
080h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	1		xxxx xxxx	xxxx xxxx
081h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	1		xxxx xxxx	xxxx xxxx
082h ⁽¹⁾	PCL	Program Cou	ınter (PC) Lea	st Significant E	syte					0000 0000	0000 0000
083h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
084h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter			•	•	0000 0000	uuuu uuuu
085h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
086h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
087h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
088h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
089h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
08Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	gram Counte	er			-000 0000	-000 0000
08Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
08Ch	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
08Dh ⁽²⁾	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	1111	1111
08Eh ⁽²⁾	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
08Fh	_	Unimplement	ted							_	_
090h	_	Unimplement	ted							_	_
091h ⁽²⁾	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
092h	PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE	0000 00	0000 00
093h	PIE3	_	_	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	00 0-0-	00 0-0-
094h ⁽²⁾	PIE4	_	_	_	_	_	_	BCL2IE	SSP2IE	00	00
095h	OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		1111 1111	1111 1111
096h	PCON	STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR	00 11qq	qq qquu
097h	WDTCON	_	_		V	VDTPS<4:0>			SWDTEN	01 0110	01 0110
098h	OSCTUNE	_	_			TUN<	5:0>			00 0000	00 0000
099h	OSCCON	SPLLEN		IRCF	<3:0>		_	SCS	<1:0>	0011 1-00	0011 1-00
09Ah	OSCSTAT	T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	10q0 0q00	qqqq qq0q
09Bh	ADRESL	A/D Result R	egister Low							xxxx xxxx	uuuu uuuu
09Ch	ADRESH	A/D Result R	egister High							xxxx xxxx	uuuu uuuu
09Dh	ADCON0	_			CHS<4:0>			GO/DONE	ADON	-000 0000	-000 0000
09Eh	ADCON1	ADFM		ADCS<2:0>		_	ADNREF	ADPRE	F<1:0>	0000 -000	0000 -000
09Fh		Unimplement						•		İ	

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

^{1:} These registers can be addressed from any bank.

^{2:} Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

				I KEOIOTI				<u> </u>		Value on	Value on all
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	other Resets
Bank 2											
100h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0)L to address	data memor	/		xxxx xxxx	xxxx xxxx
101h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memor	/		xxxx xxxx	xxxx xxxx
102h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant B	Byte					0000 0000	0000 0000
103h ⁽¹⁾	STATUS	_	_	-	TO	PD	Z	DC	С	1 1000	q quuu
104h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
105h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
106h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
107h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
108h ⁽¹⁾	BSR	_	_	-			BSR<4:0>			0 0000	0 0000
109h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
10Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
10Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
10Ch	LATA	_	_	LATA5	LATA4	_	LATA2	LATA1	LATA0	xx -xxx	uu -uuu
10Dh ⁽²⁾	LATB	LATB7	LATB6	LATB5	LATB4	_	_	_	_	хххх	хххх
10Eh ⁽²⁾	LATC	PWRGD	_	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx xxxx	uuuu uuuu
10Fh	_	Unimplement	ted							_	_
110h	_	Unimplement	ted							_	_
111h	CM1CON0	C1ON	C1OUT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100
112h	CM1CON1	C1INTP	C1INTN	C1PCH	1 <1:0>	_	_	C1NCH1	C1NCH0	00000	00000
113h	CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	0000 -100	0000 -100
114h	CM2CON1	C2INTP	C2INTN	C2PCH	l<1:0>	_	_	C2NCI	H<1:0>	000000	000000
115h	CMOUT	_	_	-	_	_	_	MC2OUT	MC10UT	00	00
116h	BORCON	SBOREN	_	-	_	_	_	_	BORRDY	1 q	uu
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	'R<1:0>	ADFVI	R<1:0>	0q00 0000	0q00 0000
118h	DACCON0	DACEN	DACLPS	DACOE	_	DACPS	S<1:0>	_	DACNSS	000- 00-0	000- 00-0
119h	DACCON1	_	_	-			DACR<4:0>			0 0000	0 0000
11Ah	SRCON0	SRLEN		SRCLK<2:0>		SRQEN	SRNQEN	SRPS	SRPR	0000 0000	0000 0000
11Bh	SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	0000 0000	0000 0000
11Ch		Unimplement	ted								_
11Dh ⁽²⁾	APFCON0	RXDTSEL	_	_	_	T1GSEL	TXCKSEL	_	_	000- 0000	000- 0000
11Eh ⁽²⁾	APFCON1	_	_	_	_	P1DSEL	P1CSEL	P2BSEL	CCP2SEL	00 0000	00 0000
11Fh	_	Unimplement	ted							_	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

ote 1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3											
180h ⁽¹⁾	INDF0	Addressing to (not a physic		ses contents of	FSR0H/FSR0	L to address	data memory	/		xxxx xxxx	xxxx xxxx
181h ⁽¹⁾	INDF1	Addressing to (not a physic		ses contents of	FSR1H/FSR1	L to address	data memory	/		xxxx xxxx	xxxx xxxx
182h ⁽¹⁾	PCL	Program Cou	ınter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
183h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
184h ⁽¹⁾	FSR0L	Indirect Data	Memory Addi	ress 0 Low Poi	nter	•				0000 0000	uuuu uuuu
185h ⁽¹⁾	FSR0H	Indirect Data	Memory Addi	ress 0 High Poi	inter					0000 0000	0000 0000
186h ⁽¹⁾	FSR1L	Indirect Data	Memory Addi	ress 1 Low Poi	nter					0000 0000	uuuu uuuu
187h ⁽¹⁾	FSR1H	Indirect Data	Memory Addi	ress 1 High Poi	inter					0000 0000	0000 0000
188h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
189h ⁽¹⁾	WREG	Working Reg	ister		•					0000 0000	uuuu uuuu
18Ah ⁽¹⁾	PCLATH	_	Write Buffer	for the upper 7	bits of the Pro	gram Counte	er			-000 0000	-000 0000
18Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
18Ch	ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	1 -111	1 -111
18Dh ⁽²⁾	ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	_	_	_	_	1111	1111
18Eh ⁽²⁾	ANSELC	ANSC7	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	11 1111	11 1111
18Fh	_	Unimplemen	ted							_	_
190h	_	Unimplemen	ted							_	_
191h	EEADRL	EEPROM / P	rogram Memo	ory Address Re	gister Low By	te				0000 0000	0000 0000
192h	EEADRH	_	EEPROM / F	Program Memo	ry Address Re	gister High B	yte			-000 0000	-000 0000
193h	EEDATL	EEPROM / P	rogram Memo	ory Read Data	Register Low	Byte				xxxx xxxx	uuuu uuuu
194h	EEDATH	_	_	EEPROM / P	rogram Memo	ry Read Data	Register Hig	gh Byte		xx xxxx	uu uuuu
195h	EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	0000 x000	0000 q000
196h	EECON2	EEPROM co	ntrol register 2	2		•				0000 0000	0000 0000
197h	_	Unimplemen	ted							_	_
198h	_	Unimplemen	ted							_	_
199h	RCREG	EUSART Re	ceive Data Re	gister						0000 0000	0000 0000
19Ah	TXREG	EUSART Tra	nsmit Data Re	egister						0000 0000	0000 0000
19Bh	SPBRGL	BRG<7:0>								0000 0000	0000 0000
19Ch	SPBRGH	BRG<15:8>								0000 0000	0000 0000
19Dh	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19Eh	TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
19Fh ⁽²⁾	BAUDCON	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN	01-0 0-00	

 $[\]begin{tabular}{ll} \textbf{Legend:} & x = unknown, u = unchanged, q = value depends on condition, $-$ = unimplemented, r = reserved. \\ & Shaded locations are unimplemented, read as '0'. \\ \end{tabular}$

Shaded locations are unimplemented, read as '0'

ote 1: These registers can be addressed from any bank.

^{2:} Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 4											
200h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	1		xxxx xxxx	xxxx xxxx
201h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	1		xxxx xxxx	xxxx xxxx
202h ⁽¹⁾	PCL	Program Cou	ınter (PC) Lea	st Significant E	Syte					0000 0000	0000 0000
203h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
204h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
205h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
206h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
207h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
208h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
209h ⁽¹⁾	WREG	Working Reg	ister		I.					0000 0000	uuuu uuuu
20Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	gram Counte	r			-000 0000	-000 0000
20Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
20Ch	WPUA	_	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	11 1111	11 1111
20Dh ⁽²⁾	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_	1111	1111
20Eh ⁽²⁾	WPUC	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	1111 1111	1111 1111
20Fh	_	Unimplement	ted		I.		·			_	_
210h	_	Unimplement	ted							_	_
211h ⁽²⁾	SSP1BUF				Don't c	are				xxxx xxxx	uuuu uuuu
212h ⁽²⁾	SSP1ADD				Don't c	are				0000 0000	0000 0000
213h ⁽²⁾	SSP1MSK				Don't c	are				1111 1111	1111 1111
214h ⁽²⁾	SSP1STAT	0	0	0	0	0	0	0	0	0000 0000	0000 0000
215h ⁽²⁾	SSP1CON1	0	^	0	0		00	00	•		0000 0000
	001 100111	U	0	U	-					0000 0000	0000 0000
216h ⁽²⁾	SSP1CON2	0	0	0	0	0	0	0	0	0000 0000	0000 0000
	-					0	0		0		ł
216h ⁽²⁾	SSP1CON2	0	0	0	0			0	_	0000 0000	0000 0000
216h ⁽²⁾ 217h ⁽²⁾	SSP1CON2	0	0	0	0	0		0	_	0000 0000	0000 0000
216h ⁽²⁾ 217h ⁽²⁾ 218h	SSP1CON2 SSP1CON3	0	0	0	0	0 are		0	_	0000 0000	0000 0000
216h ⁽²⁾ 217h ⁽²⁾ 218h 219h ⁽²⁾	SSP1CON2 SSP1CON3 SSP2BUF	0	0	0	0 0 Don't c	0 are		0	_	0000 0000 0000 0000 —	0000 0000 0000 0000 — uuuu uuuu
216h ⁽²⁾ 217h ⁽²⁾ 218h 219h ⁽²⁾ 21Ah ⁽²⁾	SSP1CON2 SSP1CON3 SSP2BUF SSP2ADD	0	0	0	0 0 Don't c	0 are		0	_	0000 0000 0000 0000 — **** ****	0000 0000 0000 0000 — uuuu uuuu 0000 0000
216h ⁽²⁾ 217h ⁽²⁾ 218h 219h ⁽²⁾ 21Ah ⁽²⁾ 21Bh ⁽²⁾	SSP1CON2 SSP1CON3 SSP2BUF SSP2ADD SSP2MSK	0 0 Unimplement	0 0	0	0 0 Don't c	0 are are	0	0	0	0000 0000 0000 0000 — **** **** 0000 0000 1111 1111	0000 0000 0000 0000 — uuuu uuuu 0000 0000 1111 1111
216h ⁽²⁾ 217h ⁽²⁾ 218h 219h ⁽²⁾ 21Ah ⁽²⁾ 21Bh ⁽²⁾ 21Ch ⁽²⁾	SSP1CON2 SSP1CON3 SSP2BUF SSP2ADD SSP2MSK SSP2STAT	0 0 Unimplement	0 0 ted	0 0	Don't c	0 are are	0	0	0	0000 0000 0000 0000 xxxx xxxx 0000 0000 1111 1111 0000 0000	0000 0000 0000 0000 0000 0000 1111 1111 0000 0000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

ote 1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 5											
280h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	,		xxxx xxxx	xxxx xxxx
281h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	,		xxxx xxxx	xxxx xxxx
282h ⁽¹⁾	PCL	Program Cou	ınter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
283h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
284h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter		•			0000 0000	uuuu uuuu
285h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	inter					0000 0000	0000 0000
286h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
287h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
288h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
289h ⁽¹⁾	WREG	Working Reg	ister	•						0000 0000	uuuu uuuu
28Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	gram Counte	er			-000 0000	-000 0000
28Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
28Ch	_	Unimplement	ted	•					•	_	_
28Dh	_	Unimplement	ted							_	_
28Eh	_	Unimplement	ted							_	_
28Fh	_	Unimplement	ted							_	_
290h	_	Unimplement	ted							_	_
291h	CCPR1L	Capture/Com	pare/PWM Re	egister 1 (LSB)						xxxx xxxx	uuuu uuuu
292h	CCPR1H	Capture/Com	pare/PWM Re	egister 1 (MSB)					xxxx xxxx	uuuu uuuu
293h	CCP1CON	P1M·	<1:0>	DC1B	<1:0>		CCP1N	Л<3:0>		0000 0000	0000 0000
294h	PWM1CON	P1RSEN			F	1DC<6:0>				0000 0000	0000 0000
295h	CCP1AS	CCP1ASE		CCP1AS<2:0>	•	PSS1A	C<1:0>	PSS1B	D<1:0>	0000 0000	0000 0000
296h	PSTR1CON	_	_	_	STR1SYNC	STR1D	STR1C	STR1B	STR1A	0 0001	0 0001
297h	_	Unimplement	ted							_	_
298h	CCPR2L	Capture/Com	pare/PWM Re	egister 2 (LSB)						xxxx xxxx	uuuu uuuu
299h	CCPR2H	Capture/Com	pare/PWM Re	egister 2 (MSB)					xxxx xxxx	uuuu uuuu
29Ah	CCP2CON	P2M1	P2M0	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	0000 0000	0000 0000
29Bh	PWM2CON	P2RSEN	P2DC6	P2DC5	P2DC4	P2DC3	P2DC2	P2DC1	P2DC0	0000 0000	0000 0000
29Ch	CCP2AS	CCP2ASE	CCP2AS2	CCP2AS1	CCP2AS0	PSS2AC1	PSS2AC0	PSS2BD1	PSS2BD0	0000 0000	0000 0000
29Dh	PSTR2CON	_	_	_	STR2SYNC	STR2D	STR2C	STR2B	STR2A	0 0001	0 0001
29Eh ⁽²⁾	CCPTMRS	0	C4TSEL0	C3TSEL1	C3TSEL0	C2TSEL1	C2TSEL0	C1TSEL1	C1TSEL0	0000 0000	0000 0000
29Fh	_	Unimplement	ted							_	_

 $[\]begin{tabular}{ll} \textbf{Legend:} & x = unknown, u = unchanged, q = value depends on condition, $-$ = unimplemented, r = reserved. \\ & Shaded locations are unimplemented, read as '0'. \\ \end{tabular}$

Shaded locations are unimplemented, read as '0'

1: These registers can be addressed from any bank.

^{2:} Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 6											
300h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0)L to address	data memory	/		xxxx xxxx	xxxx xxxx
301h ⁽¹⁾	INDF1	Addressing the (not a physical	nis location us al register)	es contents of	FSR1H/FSR1	IL to address	data memory	/		xxxx xxxx	xxxx xxxx
302h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
303h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
304h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter		•			0000 0000	uuuu uuuu
305h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	inter					0000 0000	0000 0000
306h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
307h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
308h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
309h ⁽¹⁾	WREG	Working Reg	ister	•	•					0000 0000	uuuu uuuu
30Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
30Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
30Ch	_	Unimplement	ted	•	•	•		•	•	_	_
30Dh	_	Unimplement	ted							_	_
30Eh	_	Unimplement	ted							_	_
30Fh	_	Unimplement	ted							_	_
310h	_	Unimplement	ted							_	_
311h	CCPR3L	Capture/Com	pare/PWM Re	egister 3 (LSB)						xxxx xxxx	uuuu uuuu
312h	CCPR3H	Capture/Com	pare/PWM Re	egister 3 (MSB))					xxxx xxxx	uuuu uuuu
313h	CCP3CON	_	_	DC3B1	DC3B0	ССР3М3	CCP3M2	CCP3M1	CCP3M0	00 0000	00 0000
314h	_	Unimplement	ted	•			•			_	_
315h	_	Unimplement	ted							_	_
316h	_	Unimplement	ted							_	_
317h	_	Unimplement	ted							_	_
318h	CCPR4L	Capture/Com	pare/PWM Re	egister 4 (LSB)						xxxx xxxx	uuuu uuuu
319h	CCPR4H	Capture/Com	pare/PWM Re	egister 4 (MSB))					xxxx xxxx	uuuu uuuu
31Ah	CCP4CON	P4M1	P4M0	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	00 0000	00 0000
31Bh	_	Unimplement	ted		•			•		_	_
31Ch	_	Unimplement	ted							_	_
31Dh	_	Unimplement	ied							_	_
31Eh	_	Unimplement	ied							_	_
31Fh	_	Unimplement	ted							_	_

ote 1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 7											
380h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	,		xxxx xxxx	xxxx xxxx
381h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	1		xxxx xxxx	xxxx xxxx
382h ⁽¹⁾	PCL	Program Cou	inter (PC) Lea	st Significant B	yte					0000 0000	0000 0000
383h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
384h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•			•	0000 0000	uuuu uuuu
385h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
386h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
387h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
388h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
389h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
38Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
38Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
38Ch	INLVLA	_	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	00 0100	00 0100
38Dh	INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	_	_	_	0000	0000
38Eh	INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	11xx xxxx	11xx xxxx
38Fh	_	Unimplement	ted							_	_
390h	_	Unimplement	ted							_	_
391h	IOCAP	_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	00 0000	00 0000
392h	IOCAN	_	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	00 0000	00 0000
393h	IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	00 0000	00 0000
394h	IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	_	_	_	_	0000	0000
395h	IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	_	_	_	_	0000	0000
396h	IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	_	_	_	_	0000	0000
397h	_	Unimplement	ted								_
398h	_	Unimplement	ted							_	_
399h	_	Unimplement	ted								_
39Ah	CLKRCON	CLKREN	CLKROE	CLKRSLR	CLKRD	C<1:0>	(CLKRDIV<2:0	>	0011 0000	0011 0000
39Bh	_	Unimplement	ted							_	_
39Ch	MDCON	MDEN	MDOE	MDSLR	MDOPOL	MDOUT	_	_	MDBIT	00100	00100
39Dh	MDSRC	MDMSODIS	_		_		MDMS	S<3:0>		x xxxx	u uuuu
39Eh	MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC	_		MDCL	.<3:0>		xxx- xxxx	uuu- uuuu
39Fh	MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC			MDCH	l<3:0>		xxx- xxxx	uuu- uuuu

 $\begin{tabular}{ll} \textbf{Legend:} & x = unknown, u = unchanged, q = value depends on condition, $-$ = unimplemented, r = reserved. \\ & Shaded locations are unimplemented, read as '0'. \\ \end{tabular}$

Note 1: These registers can be addressed from any bank.

^{2:} Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 8											•
400h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	,		xxxx xxxx	xxxx xxxx
401h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	1		xxxx xxxx	xxxx xxxx
402h ⁽¹⁾	PCL	Program Cou	nter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
403h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
404h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
405h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	inter					0000 0000	0000 0000
406h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
407h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
408h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
409h ⁽¹⁾	WREG	Working Reg	ister	•	•					0000 0000	uuuu uuuu
40Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
40Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
40Ch	_	Unimplement	ed							_	_
40Dh	_	Unimplement	ed							_	_
40Eh	_	Unimplement	ed							_	_
40Fh	_	Unimplement	ed							_	_
410h	_	Unimplement	ed							_	_
411h	_	Unimplement	ed							_	_
412h	_	Unimplement	ed							_	_
413h	_	Unimplement	ed							_	_
414h	_	Unimplement	ed							_	_
415h	TMR4	Timer4 Modu	le Register							0000 0000	0000 0000
416h	PR4	Timer4 Perio	d Register							1111 1111	1111 1111
417h	T4CON	_		T4OUTF	PS<3:0>		TMR40N	T4CKF	PS<1:0>	-000 0000	-000 0000
418h	_	Unimplement	ed							_	_
419h	_	Unimplement	ed							_	_
41Ah	_	Unimplement	ed							_	_
41Bh	_	Unimplement	ed							_	_
41Ch	TMR6	Timer6 Modu	le Register							0000 0000	0000 0000
41Dh	PR6	Timer6 Perio	d Register							1111 1111	1111 1111
41Eh	T6CON	_		T6OUTF	PS<3:0>		TMR6ON	T6CKF	PS<1:0>	-000 0000	-000 0000
41Fh	_	Unimplement	ed							_	_

lote 1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Banks 9-	30	•									
x00h/ x80h ⁽¹⁾	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0)L to address	data memory	r		xxxx xxxx	xxxx xxxx
x00h/ x81h ⁽¹⁾	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	IL to address	data memory			xxxx xxxx	xxxx xxxx
x02h/ x82h ⁽¹⁾	PCL	Program Cou	nter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
x03h/ x83h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
x04h/ x84h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
x05h/ x85h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
x06h/ x86h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
x07h/ x87h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
x08h/ x88h ⁽¹⁾	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
x09h/ x89h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
x0Ah/ x8Ah ⁽¹⁾	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
x0Bh/ x8Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
x0Ch/ x8Ch	_	Unimplement	ed			•			•	_	_
x1Fh/ x9Fh											

 $\begin{tabular}{ll} \textbf{Legend:} & x = unknown, u = unchanged, q = value depends on condition, $-$ = unimplemented, r = reserved. \\ & Shaded locations are unimplemented, read as '0'. \\ \end{tabular}$

Note 1: These registers can be addressed from any bank.

^{2:} Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

TABLE 4-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3	1										
F80h ⁽¹⁾	INDF0	Addressing to (not a physic		es contents of	FSR0H/FSR0	L to address	data memor	y		xxxx xxxx	xxxx xxxx
F81h ⁽¹⁾	INDF1	Addressing to (not a physic		es contents of	FSR1H/FSR1	L to address	data memor	у		xxxx xxxx	xxxx xxxx
F82h ⁽¹⁾	PCL	Program Cou	ınter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
F83h ⁽¹⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
F84h ⁽¹⁾	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter		1	1	ı	0000 0000	uuuu uuuu
F85h ⁽¹⁾	FSR0H	Indirect Data	Memory Addr	ess 0 High Po	inter					0000 0000	0000 0000
F86h ⁽¹⁾	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
F87h ⁽¹⁾	FSR1H	Indirect Data	Memory Addr	ess 1 High Po	inter					0000 0000	0000 0000
F88h ⁽¹⁾	BSR	_		_			BSR<4:0>			0 0000	0 0000
F89h ⁽¹⁾	WREG	Working Reg	ister							0000 0000	uuuu uuuu
F8Ah ⁽¹⁾	PCLATH	_		or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
F8Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
F8Ch	_	Unimplement			1	1001	1			_	_
E3h											
FE4h	STATUS_ SHAD	_	_	_	_	_	Z_SHAD	DC_SHAD	C_SHAD	xxx	uuu
CC Ch	-	Marking Dog	inter Chadeur							0000 0000	
FE5h	WREG_ SHAD	Working Reg	ister Shadow							0000 0000	uuuu uuuu
FE6h	BSR_ SHAD	_	_	_	Bank Select	Register Sha	dow			x xxxx	u uuuu
FE7h	PCLATH_ SHAD	_	Program Cou	inter Latch Hig	h Register Sh	adow				-xxx xxxx	uuuu uuuu
FE8h	FSR0L_ SHAD	Indirect Data	Memory Addr	ess 0 Low Poi	nter Shadow					xxxx xxxx	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Data	Memory Addr	ess 0 High Po	inter Shadow					xxxx xxxx	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Data	Memory Addr	ess 1 Low Poi	nter Shadow					xxxx xxxx	uuuu uuuu
FEBh	FSR1H_ SHAD	Indirect Data	Memory Addr	ess 1 High Po	inter Shadow					xxxx xxxx	uuuu uuuu
FECh	_	Unimplement	ted							_	_
FEDh	STKPTR	_	_	_	Current Stac	k pointer				1 1111	1 1111
FEEh	TOSL	Top-of-Stack	Low byte							xxxx xxxx	uuuu uuuu
FEFh	TOSH		Top-of-Stack	High byte						-xxx xxxx	-uuu uuuu

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: These registers can be addressed from any bank.

2: Registers in bold have functional differences. Please refer to the appropriate chapters in the data sheet for details.

5.0 I/O PORTS

5.1 Alternate Pin Function

The Alternate Pin Function Control 0 (APFCON0) and Alternate Pin Function Control 1 (APFCON1) registers are used to steer specific peripheral input and output functions between different pins. It functions the same as described in the "PIC16(L)F1825/1829 Data Sheet" (DS41440) with the differences described below.

The APFCON0 and APFCON1 registers are shown in Register 5-1 and Register 5-2. For this device family, the following functions can be moved between different pins.

- RX/DT/TX/CK
- T1G
- P1B/P1C/P1D/P2B
- CCP1/P1A/CCP2

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

Register Definitions: Alternate Pin Function Control

REGISTER 5-1: APFCON0: ALTERNATE PIN FUNCTION CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	U-0
RXDTSEL	_	_	_	T1GSEL	TXCKSEL	-	_
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	RXDTSEL: Pin Selection bit 0 = RX/DT function is on RB5 1 = Do not use
bit 6-4	Unimplemented: Read as '0'
bit 3	T1GSEL: Pin Selection bit 0 = T1G function is on RA4 1 = T1G function is on RA3
bit 2	TXCKSEL: Pin Selection bit 0 = TX/CK function is on RB7 1 = TX/CK function is on RC4
bit 1-0	Unimplemented: Read as '0'

REGISTER 5-2: APFCON1: ALTERNATE PIN FUNCTION CONTROL REGISTER 1

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_	_	P1DSEL	P1CSEL	P2BSEL	CCP2SEL
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 bit 3	Unimplemented: Read as '0' P1DSEL: Pin Selection bit
	0 = P1D function is on RC2 1 = P1D function is on RC0
bit 2	P1CSEL: Pin Selection bit 0 = P1C function is on RC3 1 = P1C function is on RC1
bit 1	P2BSEL: Pin Selection bit 0 = P2B function is on RC2 1 = P2B function is on RA4
bit 0	CCP2SEL: Pin Selection bit 0 = CCP2 function is on RC3 1 = CCP2 function is on RA5

5.2 PORTB Registers

PORTB is a 4-bit wide, bidirectional port. It functions the same as described in the "PIC16(L)F1825/1829 Data Sheet" (DS41440) with the following differences:

- Three bits are dedicated to the LIN transceiver.
 No pins are associated with this function. Only RB4 is available on a pin. The corresponding data direction register is TRISB. The TRISB bits must be set as '001x 0000'.
- The PORTB Data Latch register (LATB) is also memory-mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 5-1: INITIALIZING PORTB

```
banksel PORTB
             ; set LINCS and LINTX
MOVLW 0C0h
             ; high
MOVWF PORTB ; Initialize PORTB by
            ; clearing output
             ; data latches
banksel LATB
CLRF LATB
             ; Alternate method
              ; to clear output
              ; data latches
banksel TRISB
MOVLW 030h
            ; Value used to
             ; initialize data
              ; direction
MOVWF TRISB ; Set RB<7:6> as outputs
              ; and RB<5:4> as inputs
```

Note: On a Power-on Reset, RB<5:4> are configured as analog inputs by default and read as '0'.

5.2.1 ANSELB REGISTER

The ANSELB register (Register 5-6) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no effect on digital output functions. A pin with TRIS clear and ANSELB set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing READ-MODIFY-WRITE instructions on the affected port.

Note: The ANSELB bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

REGISTER 5-3: PORTB: PORTB REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	U-0	U-0	U-0	U-0
LINTX	LINCS	LINRX	RB4	_	_	_	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 LINTX: Dedicated the LIN Transceiver Transmit Function
bit 6 LINCS: Dedicated the LIN Transceiver Chip Select Function
bit 5 LINRX: Dedicated the LIN Transceiver Receive Function

bit 4 RB4: Port I/O pin bit

bit 3-0 **Unimplemented:** Read as '0'

REGISTER 5-4: TRISB: PORTB TRI-STATE REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0
TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 TRISB7: Must be set to '0', Dedicated the LIN Transceiver Transmit Function
bit 6 TRISB6: Must be set to '0', Dedicated the LIN Transceiver Chip Select Function
bit 5 TRISB5: Must be set to '1', Dedicated the LIN Transceiver Receive Function

bit 4 TRISB4: PORTB4 Tri-State Control bits

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

bit 3-0 **Unimplemented:** Read as '0'

REGISTER 5-5: LATB: PORTB DATA LATCH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0
LATB7	LATB6	LATB5	LATB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-5 LATB<7:5>: Dedicated the LIN Transceiver Transmit Function⁽¹⁾

bit 4 LATB4: RB4 Port I/O Output Latch Register bit (1)

bit 3-0 **Unimplemented:** Read as '0'

Note 1: Writes to PORTB are actually written to the corresponding LATB register. Reads from the PORTB register

actually return the I/O pin values.

REGISTER 5-6: ANSELB: PORTB ANALOG SELECT REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0
ANSB7	ANSB6	ANSB5	ANSB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-5 ANSB<7:5>: Analog Select between Analog or Digital Function on Pins RB<7:5>

0 = Must be set to '0'. Digital I/O. Pin is assigned to port or digital special function.

1 = Not used

bit 4 ANSB4: Analog Select between Analog or Digital Function on Pin RB4

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer is disabled.

bit 3-0 **Unimplemented:** Read as '0'

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 5-7: WPUB: WEAK PULL-UP PORTB REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0
WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-4 WPUB<7:4>: Weak Pull-up Register bits

1 = Pull-up enabled0 = Pull-up disabled

bit 3-0 **Unimplemented:** Read as '0'

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

REGISTER 5-8: INLVLB: PORTB INPUT LEVEL CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-4 INLVLB<7:4>: PORTB Input Level Select bits

For RB<7:4> pins, respectively

1 = ST input used for PORT reads and Interrupt-on-Change

0 = TTL input used for PORT reads and Interrupt-on-Change

bit 3-0 **Unimplemented:** Read as '0'

TABLE 5-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	ANSB74	ANSB6	ANSB5	ANSB4	_	_	_	_	42
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	_	_	_	43
LATB	LATB7	LATB6	LATB5	LATB4	-	_	_	-	42
PORTB	LINTX	LINCS	LINRX	RB4	1	_	1	1	41
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	1	_	- 1	-	41
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_	43

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

5.3 PORTC Registers

PORTC is an 8-bit wide, bidirectional port. It functions the same as described in the "PIC16(L)F1825/1829 Data Sheet" (DS41440) with the following differences:

- One bit is dedicated to the LIN transceiver and one bit is not available. No pins are associated with this function. Only RC<5:0> are available on pins. The corresponding data direction register is TRISC. The TRISC bits must be set as '1xxx xxxx'.
- The PORTC Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

Note: On a Power-on Reset, RC<7:6> and RC<3:0> are configured as analog inputs and read as '0'.

EXAMPLE 5-2: INITIALIZING PORTC

banksel PORTC	
Daliksel FORIC	
CLRF PORTC	; Initialize PORTC by
	; clearing output
	; data latches
banksel LATC	
CLRF LATC	; Alternate method
	; to clear output
	; data latches
banksel TRISC	
MOVLW OFFh	; Value used to
	; initialize data
	; direction

5.3.1 ANSELC REGISTER

The ANSELC register (Register 5-12) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing READ-MODIFY-WRITE instructions on the affected port.

Note: The ANSELC bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

5.3.2 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, please refer to Table 1-1 and Table 1-2.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below (see Table 5-2). These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the priority list.

TABLE 5-2: PORTC OUTPUT PRIORITY

Pin Name	Function Priority ⁽¹⁾
RC0	P1D ⁽²⁾
RC1	P1C ⁽²⁾
RC2	P1D ⁽²⁾ P2B ⁽²⁾
RC3	CCP2 ⁽²⁾ P1C ⁽²⁾ P2A ⁽²⁾
RC4	MDOUT SRNQ C2OUT P1B
RC5	CCP1/P1A
RC6 ⁽³⁾	Not available
RC7 ⁽³⁾	PWRGD

Note 1: Priority listed from highest to lowest.

- **2:** Pin function is selectable via the APFCON0 or APFCON1 register.
- RC6 is not available to a pin. RC7 is internally connected to the PWRGD signal from the LIN transceiver.

REGISTER 5-9: PORTC: PORTC REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
PWRGD	_	RC5	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 **PWRGD**: Power Good Signal from Voltage Regulator

1 = Voltage Regulator is stable and within operating limits

0 = Voltage Regulator is not stable

bit 6 No Function

bit 5-0 RC<5:0>: PORTC General Purpose I/O Pin bits

1 = Port pin is \geq VIH 0 = Port pin is \leq VIL

REGISTER 5-10: TRISC: PORTC TRI-STATE REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
TRISC7	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 TRISC7: PORTC Tri-State Control bit

1 = PORTC pin configured as PWRGD input (tri-stated)

0 = Do not use to avoid internal contention

bit 6 Don't Care

bit 5-0 TRISC<5:0>: PORTC Tri-State Control bits

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

REGISTER 5-11: LATC: PORTC DATA LATCH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
PWRGD	_	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 **PWRGD**: Configured as an Input Value; Don't Care

bit 6 Don't Care

bit 5-0 LATC<7:0>: PORTC Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is

return of actual I/O pin values.

REGISTER 5-12: ANSELC: PORTC ANALOG SELECT REGISTER

R/W-1/1	R/W-1/1	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
ANSC7	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 ANSC7: Analog Select between Analog or Digital Function on Pin RC7

0 = Set for PWRGD input

1 = Do not use

bit 6-4 **Unimplemented:** Read as '0'

bit 3-0 ANSC<3:0>: Analog Select between Analog or Digital Function on Pins RC<3:0>

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 5-13: WPUC: WEAK PULL-UP PORTC REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 WPUC<7:0>: Weak Pull-up Register bits^(1, 2)

1 = Pull-up enabled0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

REGISTER 5-14: INLVLC: PORTC INPUT LEVEL CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-0/0
INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 INLVLC<7:0>: PORTC Input Level Select bits

For RC<7:0> pins:

1 = ST input used for port reads and Interrupt-on-change

0 = TTL input used for port reads and Interrupt-on-change

TABLE 5-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	ANSC7	_	ı		ANSC3	ANSC2	ANSC1	ANSC0	46
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	47
LATC	PWRGD	_	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	46
PORTC	PWRGD	_	RC5	RC4	RC3	RC2	RC1	RC0	45
TRISC	TRISC7	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	45
WPUC	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	47


Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

© 2012 Microchip Technology Inc. Preliminary DS41673A-page 47

6.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. It functions the same as described in the "PIC16(L)F1825/1829 Data Sheet" (DS41440) with the differences shown in Figure 6-1.

FIGURE 6-1: ADC BLOCK DIAGRAM



6.1 ADC Register Definitions

The following registers are used to control the operation of the ADC.

Register Definitions: ADC Control

REGISTER 6-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 **Unimplemented:** Read as '0' bit 6-2 **CHS<4:0>:** Analog Channel Select bits

00000 **= ANO**

00001 = AN1 00010 = AN2

00011 = AN3

00100 = AN4

00101 **= AN5**

00110 **= AN6**

00111 **= AN7**

01000 = Reserved

01001 = Reserved

01010 = AN10

01011 = Reserved

01100 = Reserved. No channel connected.

•

.

11100 = Reserved. No channel connected.

11101 = Temperature Indicator⁽³⁾

11110 = DAC output⁽¹⁾

11111 = FVR (Fixed Voltage Reference) Buffer 1 Output⁽²⁾

bit 1 **GO/DONE:** A/D Conversion Status bit

1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has completed.

0 = A/D conversion completed/not in progress

bit 0 **ADON:** ADC Enable bit 1 = ADC is enabled

0 = ADC is disabled and consumes no operating current

Note 1: See Section 17.0 "Digital-to-Analog Converter (DAC) Module" of the "PIC16(L)F1825/1829 Data Sheet" (DS41440) for more information.

- 2: See Section 14.0 "Fixed Voltage Reference (FVR)" of the "PIC16(L)F1825/1829 Data Sheet" (DS41440) for more information.
- **3:** See **Section 15.0 "Temperature Indicator Module"** of the "*PIC16(L)F1825/1829 Data Sheet"* (DS41440) for more information.

TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_			CHS<4:0>			GO/DONE	ADON	49
ADCON1	ADFM		ADCS<2:0>		_	ADNREF	ADPRE	_	
ADRESH	A/D Result Re	egister High							_
ADRESL	A/D Result Re	egister Low							_
ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	_
ANSELB ⁽¹⁾	ANSB7	ANSB6	ANSB5	ANSB4	_	_	_	_	42
ANSELC	ANSC7	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	46
CCP4CON	P4M1	P4M0	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	_
INLVLA	_	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	_
INLVLB ⁽¹⁾	INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	_	_	_	43
INLVLC	INLVLC7 ⁽¹⁾	INLVLC6 ⁽¹⁾	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	47
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	_
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	_
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	_
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	_
TRISB ⁽¹⁾	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	41
TRISC	TRISC7 ⁽¹⁾	TRISC6 ⁽¹⁾	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	45
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	/R<1:0>	ADFVI	R<1:0>	_
DACCON0	DACEN	DACLPS	DACOE	— DACPSS<1:0> —			_	DACNSS	_
DACCON1	_	_	_			DACR<4:0>			_

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for ADC module.

Note 1: TRISC6 is not used as the signal does not come out to a pin. TRISC7 must be set to '1'. TRISB bits should be set as described in Register 5-4.

7.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP1 AND MSSP2) MODULE

7.1 Master SSPx (MSSPx) Module Overview

The Master Synchronous Serial Port (MSSPx) module is not to be used as its operation conflicts with LIN pin functions.

TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH MSSP OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	1	_	ANSA4	_	ANSA2	ANSA1	ANSA0	_
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	_	_	_	_	42
ANSELC	ANSC7	-	_	_	ANSC3	ANSC2	ANSC1	ANSC0	46
APFCON0	RXDTSEL	_	_	_	T1GSEL	TXCKSEL	_	_	38
APFCON1	_	_	_	_	P1DSEL	P1CSEL	P2BSEL	CCP2SEL	39
INLVLA	_	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	_
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	1	_	1	_	43
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	47
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	_
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	_
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	_
SSP1BUF				Don'	t care				_
SSP1CON1	0	0	0	0	0	0	0	0	_
SSP1CON3	0	0	0	0	0	0	0	0	_
SSP1STAT	0	0	0	0	0	0	0	0	_
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	_
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_		_		41
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	45

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP1 in SPI mode.

8.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It functions the same as described in the "PIC16(L)F1825/1829 Data Sheet" (DS41440) with the following differences:

- The 9-bit character length and Address detection should not be used.
- Programmable clock and data polarity should not be used.

8.1 Asynchronous Transmission Setup

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3, EUSART Baud Rate Generator (BRG) in the "PIC16(L)F1825/1829 Data Sheet" (DS41440)).
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- TX9 control bit should always be '0' for LIN transmission.
- 4. Set the SCKP bit if inverted transmit is desired.
- Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately, provided that the GIE and PEIE bits of the INTCON register are also set.
- If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- Load 8-bit data into the TXREG register. This will start the transmission.

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	_			T1GSEL	TXCKSEL		_	38
BAUDCON	ABDOVF	RCIDL	1	SCKP	BRG16	_	WUE	ABDEN	56
INLVLA	_		INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	_
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4		_	1	_	43
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	47
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	_
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	_
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	_
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
SPBRGL				BRG [.]	<7:0>				52*
SPBRGH				BRG<	:15:8>				52*
TRISA	_		TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	41
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	45
TXREG	EUSART Tr	EUSART Transmit Data Register							52*
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	54

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Asynchronous Transmission.

Page provides register information.

8.2 Asynchronous Reception Setup

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3, EUSART Baud Rate Generator (BRG) in the "PIC16(L)F1825/1829 Data Sheet" (DS41440)).
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.

- 6. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

TABLE 8-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	_	_	_	T1GSEL	TXCKSEL	_	_	38
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	56
INLVLA	_	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	_
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	_	_	ı	_	43
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	47
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	_
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	_
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	_
RCREG			EUS	SART Receiv	∕e Data Reg	ister			53*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
SPBRGL				BRG·	<7:0>				52, 53*
SPBRGH				BRG<	:15:8>				52, 53*
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	_
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_		1	_	41
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	45
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	54

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Asynchronous Reception.

Page provides register information.

REGISTER 8-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 5 **TXEN:** Transmit Enable bit

1 = Transmit enabled0 = Transmit disabled

bit 4 **SYNC:** Must be '0'

bit 3 SENDB: Send BREAK Character bit

1 = Send Sync Break on next transmission (cleared by hardware upon completion)

0 = Sync Break transmission completed

bit 2 BRGH: High Baud Rate Select bit

1 = High speed
0 = Low speed

bit 1 TRMT: Transmit Shift Register Status bit

1 = TSR empty 0 = TSR full

bit 0 **TX9D:** Must be '0'

REGISTER 8-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x/x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 SPEN: Serial Port Enable bit

1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)

0 = Serial port disabled (held in Reset)

bit 6 **RX9:** Must be '0' bit 5 **SREN:** Don't Care

bit 3

bit 2

bit 4 CREN: Continuous Receive Enable bit

1 = Enables receiver0 = Disables receiverADDEN: Must be '0'

FERR: Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

bit 1 **OERR:** Overrun Error bit

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

bit 0 **RX9D:** Must be '0'

REGISTER 8-3: BAUDCON: BAUD RATE CONTROL REGISTER

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 ABDOVF: Auto-Baud Detect Overflow bit

Asynchronous mode:

1 = Auto-baud timer overflowed0 = Auto-baud timer did not overflow

Synchronous mode:

Don't care

bit 6 RCIDL: Receive Idle Flag bit

<u>Asynchronous mode</u>: 1 = Receiver is Idle

0 = Start bit has been received and the receiver is receiving

Synchronous mode:

Don't care

bit 5 **Unimplemented:** Read as '0'

bit 4 SCKP: Must be '0'

bit 3 BRG16: 16-bit Baud Rate Generator bit

1 = 16-bit Baud Rate Generator is used0 = 8-bit Baud Rate Generator is used

bit 2 **Unimplemented:** Read as '0' bit 1 **WUE:** Wake-up Enable bit

1 = Receiver is waiting for a falling edge. No character will be received, byte RCIF will be set. WUE will automatically clear after RCIF is set.

0 = Receiver is operating normally

bit 0 ABDEN: Auto-Baud Detect Enable bit

1 = Auto-Baud Detect mode is enabled (clears when auto-baud is complete)

0 = Auto-Baud Detect mode is disabled

9.0 CONSIDERATION OF SPLIT POWER SUPPLIES AND DURING DEBUG

When the microcontroller is powered by a source other than the LIN Voltage Regulator, the following should be observed. This also applies when debugging and power the microcontroller from the emulator.

Leaving RB7/TX or RB6/LINCS outputs in a high state ('1') will source current into the internal voltage regulator and prevent the RESET circuit from detecting a Power-on-event. Always drive RB7/TX low when putting the transceiver into Power-Down mode by controlling RB6/CS = 0.


If the microcontroller is supplied by the debugging tool, be aware that the VBAT must be applied to the VBAT pin for the transceiver to operate.

10.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ^(†)	
Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +6.5V
Voltage on MCLR with respect to Vss	, 0.3 V to +9. 0V
Voltage on all other logic level pins with respect to Vss	3V to (VDD + 0.3V)
Total power dissipation (Note 5)	800 mW
Maximum current out of Vss pin, -40°C ≤ TA ≤ +125°C for extended	35 mA
Maximum current into VDD pin, -40°C ≤ TA ≤ +125°C for extended	30 mA
Clamp current, IK (VPIN < 0 or VPIN > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
VBB Battery Voltage, non-operating (LIN bus recessive, no regulator load, t < 60s)	0.3 to +43V
VBB Battery Voltage, transient ISO 7637 Test 1	200V
VBB Battery Voltage, transient ISO 7637 Test 2a	
VBB Battery Voltage, transient ISO 7637 Test 3a	300V
VBB Battery Voltage, transient ISO 7637 Test 3b	+200V
VBB Battery Voltage, continuous	0.3 to +30V
VLBUS Bus Voltage, continuous	18 to +30V
VLBUS Bus Voltage, transient (Note 1)	27 to +43V
ILBUS Bus Short Circuit Current Limit	200 mA
ESD protection on LIN, VBB (IEC 61000-4-2, 330 Ohm, 150 pF) (Note 3)	Minimum ±9 kV
ESD protection on LIN, VBB (Charge Device Model) (Mote 2)	±1500V
ESD protection on LIN, VBB (Human Body Model 1 kOhm, 100 pF) (Note 4)	±8 kV
ESD protection on LIN, VBB (Machine Model) (Note 2)	±800V
ESD protection on all other pins (Human Body, Model) (Note 2)	>4 kV
Maximum Junction Temperature	150°C
Storage Temperature	55 to +150°C
Note 1: ISO 7637/1 load dump compliant (t < 500 ms).	
2: According to JESD22-A114-B.	
3: According to IBEE, without bus filter.	
4: Limited by Test Equipment.	
5: Power dissipation is calculated as follows: RDIS = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD $-$ VOH) x IOH} + Σ (VOI x IOL).	

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.






Note 1: The shaded region indicates the permissible combinations of voltage and frequency of the microcontroller only. When powered by the internal voltage regulator, the microcontroller is operated only in the 4.5-5.5V range.

2: Refer to Table 30-1 in the "PIC16(L)F1825/1829 Data Sheet" (DS41440) for each Oscillator mode's supported frequen-

FIGURE 10-2: HFINTOSC FREQUENCY ACCURACY OVER DEVICE VDD AND TEMPERATURE



Preliminary © 2012 Microchip Technology Inc. DS41673A-page 59

10.1 DC Characteristics: PIC16F1829LIN-E (Extended)

PIC16F1829LIN			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended					
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
		Supply Voltage						
D001	VDD	PIC16F1829LIN	2.3	_	5.5	٧	Fosc ≤ 32 MHz (Note 1)	$\overline{}$

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: PLL required for 32 MHz operation.

10.2 DC Characteristics: PIC16F1829LIN-E (Extended)

PIC16F18	29LIN			Standard Operating	-			ess otherwise stated) < +125°C for extended
Param.	Symbol	Device	Min.	Typ†	Max.	Units	7/	Conditions
No.	Symbol	Characteristics	IVIIII.	турт	Max.	OIIIS	VDD	Note
		Current for Transceive	r and Vo	Itage Reg	ulator ⁽¹⁾			
TBD	IBBQ	VBB Quiescent Operating Current	-	115	210	μA	5.0	IOUT = 0 mA, LBUS recessive
TBD	Іввто	VBB Transmitter-off Current	_ <	90	790	μΑ	5.0	With V_{REG} on, transmitter off, receiver on, $\overline{FAULT}/TXE = VIL$, $CS = VIH$
TBD	IBBPD	VBB Power-down Current		16	26	μА	5.0	With VREG powered-off, receiver on and transmitter off, FAULT/TXE = VIH, TXD = VIH, CS = VIL)
TBD	IBBNO-GND	VBB Current with Vss Floating	-1		1	mA	5.0	VBB = 12V, GND to VBB, VLIN = 0-18V
		Supply Current (NDD)(2)	3)	$\overline{}$				
D010			∇	5.5	15	μА	1.8	Fosc = 32 kHz
			\forall	7.8	18	μА	3.0	LP Oscillator
D010			<u> </u>	20	55	μΑ	1.8	Fosc = 32 kHz
	/		_	25	60	μА	3.0	LP Oscillator
			_	27	65	μА	5.0	

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 - TBD = To be determined
- Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit.

 Maximum values should be used when calculating total current consumption.
 - 2: The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-raif, all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
 - 4: 8 MHz internal RC oscillator with 4x PLL enabled.
 - 5: 8 MHz crystal oscillator with 4x PLL enabled.
 - **6:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in $k\Omega$..

10.2 DC Characteristics: PIC16F1829LIN-E (Extended) (Continued)

PIC16F18	29LIN			Standard Operating	•	•	•	ess otherwise stated) ≤ +125°C for extended
Param.	Symbol	Device Characteristics	Min.	Typ†	Max.	Units		Conditions
NO.		Characteristics					VDD	Note
		Supply Current (IDD)(2,	3)					
D011			ı	83	140	μΑ	1.8 <	Føsc = 1 MHz
			1	130	230	μА	3.0	XT Oscillator
D011			-	105	160	μА	1.8	Fosc = 1 MHz
			1	160	250	ųΑ _	3.0	XT Oscillator
			_	230	320	μ λ	8.0	7
D012				220	310	μΑ	1.8	Fosc = 4 MHz
			_	378	540	μА	3.0	XT Oscillator
D012			-	240	300	μA	√1.8	Fosc = 4 MHz
			_	400<	500	μΑ	3.0	XT Oscillator
			_	<i>5</i> 80	760	μΑ	5.0	
D013			— ,	46	160	μА	1.8	Fosc = 1 MHz
			7	90	230	μА	3.0	EC Oscillator Medium-Power mode
D013		^	_/	70	180	μА	1.8	Fosc = 1 MHz
			/	120	240	μА	3.0	EC Oscillator Medium-Power mode
		. \	F	190	320	μА	5.0	i wicaiaiii-i owci iiioue

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TBD = To be determined

- Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral a current can be determined by subtracting the base IDD or IPD current from this limit.

 Maximum values should be used when calculating total current consumption.
 - 2: The test conditions for all NoD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
 - 4:/ 8 MHz internal RC oscillator with 4x PLL enabled.
 - 5: 8 MHz crystal oscillator with 4x PLL enabled.
 - For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in $k\Omega$..

10.2 DC Characteristics: PIC16F1829LIN-E (Extended) (Continued)

PIC16F18	29LIN				d Operati g tempera			less otherwise stated) A < +125°C for extended
Param.		Device						Conditions
No.	Symbol	Characteristics	Min.	Typ†	Max.	Units	VDD	Note
		Supply Current (IDD)(2,	3)					
D014			_	192	250	μА	1.8	Fosc = 4 MHz
			_	336	430	μА	3.0	EC Oscillator Medium-Power mode
D014			_	210	275	μΑ	1.8	Fosc = 4 MHz
			_	356	450	μΑ	3.0	EC Oscillator Medium-Power mode
			_	430	650	μА	5.0	- Wediam Fower mode
D015				6.5	18	μΑ	1.8	Fosc = 31 kHz
			_	9.0	20	μА	3.0	LFINTOSC
D015			_	20	60	μΑ	1.8	Fosc = 31 kHz
			_	25	65	μΑ	3.0	LFINTOSC
			_	27	70	μΑ	5.0	
D016			_	110	170	μΑ	1.8	Fosc = 500 kHz
			_	130	200	μΑ	3.0	MFINTOSC
D016			_	125	180	μΑ	1.8	Fosc = 500 kHz
			_	155	250	μΑ	3.0	MFINTOSC
			_	160	280	μΑ	5.0	
D017*			_	0.6	0.85	mA	1.8	Fosc = 8 MHz
			_	0.9	1.25	mA	3.0	HFINTOSC
D017*			_	0.6	0.85	mA	1.8	FOSC = 8 MHz
			_	0.96	1.35	mA	3.0	HFINTOSC
			_	1.03	1.55	mA	5.0	
D018			_	0.9	1.2	mA	1.8	FOSC = 16 MHz
			_	1.4	1.95	mA	3.0	HFINTOSC
D018			_	0.92	1.2	mA	1.8	FOSC = 16 MHz
			_	1.49	1.9	mA	3.0	HFINTOSC
			_	1.58	2.4	mA	5.0	

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TBD = To be determined

- Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit.

 Maximum values should be used when calculating total current consumption.
 - 2: The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
 - 3: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
 - 4: 8 MHz internal RC oscillator with 4x PLL enabled.
 - 5: 8 MHz crystal oscillator with 4x PLL enabled.
 - **6:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ..

10.2 DC Characteristics: PIC16F1829LIN-E (Extended) (Continued)

PIC16F1829LIN			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended					
Param.	Cumbal	Device Min. Typ† Max.	Min	Trent	May	Units	Conditions	
No.	Symbol		IVIAX.	Units	VDD	Note		
		Supply Current (IDD) ^{(2,}	3)					
D019			_	2.8	3.6	mA	3.0	Fosc = 32 MHz
			_	3.4	3.9	mA	3.6	HFINTOSC (Note 4)
D019			_	2.8	4.0	mA	3.0	Fosc = 32 MHz
			_	3.0	4.5	mA	5.0	HFINTOSC (Note 4)
D020			_	2.7	3.6	mA	3.0	Fosc = 32 MHz
			_	3.2	4.2	mA	3.6	HS Oscillator (Note 5)
D020			_	2.7	4.0	mA	3.0	Fosc = 32 MHz
			_	3.2	4.3	mA	5.0	HS Oscillator (Note 5)
D021			_	222	350	μА	1.8	Fosc = 4 MHz
			_	400	690	μΑ	3.0	EXTRC (Note 6)
D021			_	240	500	μА	1.8	Fosc = 4 MHz
				416	800	μА	3.0	EXTRC (Note 6)
			_	497	900	μА	5.0	

 ^{*} These parameters are characterized but not tested.

TBD = To be determined

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is

enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit.

Maximum values should be used when calculating total current consumption.

- 2: The test conditions for all IDD measurements in active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
- 3: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- 4: 8 MHz internal RC oscillator with 4x PLL enabled.
- 5: 8 MHz crystal oscillator with 4x PLL enabled.
- **6:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in $k\Omega$..


© 2012 Microchip Technology Inc. Preliminary DS41673A-page 63

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


11.0 PACKAGING INFORMATION

11.1 Package Marking Information

20-Lead SSOP (5.30 mm)







Legend: XX...X Customer-specific information
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

By-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (a)
can be found on the outer packaging for this package.

In the event the full Microchip part number cannot be marked on one line, it will

be carried over to the next line, thus limiting the number of available characters for customer-specific information.


* Standard PIC[®] device marking consists of Microchip part number, year code, week code, and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

11.2 Package Details

The following sections give the technical details of the packages.

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	on Limits	MIN	NOM	MAX	
Number of Pins	N		20		
Pitch	е		0.65 BSC		
Overall Height	Α	_	_	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	_	_	
Overall Width	Е	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	6.90	7.20	7.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF		
Lead Thickness	С	0.09	_	0.25	
Foot Angle	ф	0°	4°	8°	
Lead Width	b	0.22	_	0.38	

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

Note:

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	II LLIMETER	S	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing			7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (12/2012)

Initial release.

INDEX

A
Absolute Maximum Ratings55
ADC
Block Diagram45
ADCON0 Register25, 46
ADCON1 Register
ADRESH Register
Analog Features
Analog-to-Digital Converter. See ADC
ANSELB Register
ANSELC Register
APFCON1 Register
Asynchronous Reception Setup50
Asynchronous Transmission Setup49
В
BAUDCON Register53
Block Diagrams
ADC45 PIC16F1829LIN7. 17
,
С
CCP1CON Register 29, 30 CCPR1H Register 29, 30
CCPR1L Register 29, 30
Code Examples
Initializing PORTB
Initializing PORTC41 Cross-Referenced Material1
Customer Change Notification Service
Customer Notification Service67
Customer Support67
D
DC Characteristics
Extended
Device Overview6
E
Electrical Specifications
Enhanced Mid-range CPU
Receiver Transmitter (EUSART)49
Errata5
EUSART49
Asynchronous Mode Associated Registers
Receive50
Transmit49
F
Flexible Oscillator Structure
Н
Hardware11
High-Performance RISC CPU
I
I/O Ports35 INDF Register24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34

INLVLB RegisterINLVLC Register	
Internet Address	
L	
LATA Register	. 43
LATB Register	
•	
M	
Master SSPx (MSSPx) Module Overview	. 48
Master Synchronous Serial Port. See MSSPx	
Memory Organization	. 18
Microchip Internet Web Site	. 67
MSSPx	. 48
Р	
-	
Packaging	
SSOP	
Packaging Information	
PCL Register 24, 25, 26, 27, 28, 29, 30, 31, 32, 33,	
PCLATH Register 24, 25, 26, 27, 28, 29, 30, 31, 32, 33,	
PCON Register	
Peripheral Features	
PIE1 Register	
PIE2 Register	. 25
PIE3 Register	
PIE4 Register	. 25
Pinout Descriptions	
PIC16F1829LIN	
PIR1 Register	. 24
PIR2 Register	. 24
PIR3 Register	
PIR4 Register	. 24
PORTA	
LATA Register	
PORTA Register	. 24
PORTB	
ANSELB Register	
Associated Registers	. 40
LATB Register	
PORTB Register	
PORTB Register	
PORTB Registers	. 37
PORTC	
ANSELC Register	
Associated Registers	
LATC Register	
PORTC Functions and Output Priorities	
PORTC Register	
PORTC Register	
PORTC Registers	
PR2 Register	
PR4 Register	
PR6 Register	. 32
R	
	٥-
RCREG Register	
RCSTA Register	
Reader Response	68
Registers	40
ADCON0 (ADC Control 0)	
ANSELB (PORTB Analog Select)	
ANSELC (PORTC Analog Select)	
APFCON0 (Alternate Pin Function Control 0)	. 35

APFCON1 (Alternate Pin Function Control 1)		36
BAUDCON (Baud Rate Control)		53
INLVLB (Input Level Control PORTB)		
INLVLC (Input Level Control PORTC)		44
LATB (Data Latch PORTB)		
LATC (Data Latch PORTC)		
PORTB		
PORTC		
RCSTA (Receive Status and Control)		
Special Function, Summary		
TRISB (Tri-State PORTB)		
TRISC (Tri-State PORTC)		
TXSTA (Transmit Status and Control)		
WPUB (Weak Pull-up PORTB)		
WPUC (Weak Pull-up PORTC)		
Revision History		
Routing CCP4 to a Pin		15
S		
Software		12
SPBRG Register		
Special Function Registers (SFRs)		
Special Microcontroller Features		
SPI Mode (MSSPx)		'
Associated Registers		1 Ω
SSP1ADD Register		
SSP1BUF Register		
SSP1CON Register		
SSP1CON2 Register		
SSP1CON3 Register		
SSP1MSK Register		
SSP1STAT Register		
SSP2ADD Register		
SSP2BUF Register		
SSP2CON Register		
SSP2CON2 Register		
SSP2CON3 Register		
SSP2MSK Register		
SSP2STAT Register		
Т		
T1CON Register		24
T2CON Register		24
T4CON Register		
T6CON Register		
TMR0 Register		
TMR1H Register		
TMR1L Register		
TMR2 Register		
TMR4 Register		
TMR6 Register		
TRISA Register		
TRISB Register		
TRISC Register		
TXREG Register		
TXSTA Register	27,	51
U		
Using the PIC16F1829LIN in LIN Bus Applications		11
Osing the FIGTOL TOZOCIN III CIN Dus Applications		' '
W		
WPUB Register		40
WPUC Register		
WWW Address		
WWW On-I ine Support		5

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support
- · Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent		
From:	Name			
	Company			
	A 11			
	City / State / ZIP / Country			
	Telephone: ()	FAX: ()		
Applic	cation (optional):			
Would	d you like a reply?YN			
Device	e: PIC16F1829LIN	Literature Number: DS41673A		
Quest	tions:			
1. W	/hat are the best features of this document?			
2. H	ow does this document meet your hardware and	software development needs?		
3. D	Do you find the organization of this document easy to follow? If not, why?			
4. W	/hat additions to the document do you think would	d enhance the structure and subject?		
5. W	What deletions from the document could be made without affecting the overall usefulness?			
6. Is	there any incorrect or misleading information (where the contract of the contr	hat and where\?		
J. 13	, there any modification (wi	nat and whole):		
7. H	ow would you improve this document?			
_				

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	[X] ⁽¹⁾ - X /XX XXX Tape and Reel Temperature Package Pattern Option Range	Examples: a) PIC16F1829LIN - E/SS Extended temperature, SSOP package
Device:	PIC16F1829LIN	
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾	
Temperature Range:	E = -40 °C to $+125$ °C (Extended)	
Package: ⁽²⁾	SS = SSOP	
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
		2: For other small form-factor package availability and marking information, please visit www.microchip.com/packaging or contact your local sales office.

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620768204

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

= ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323

Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523

Fax: 949-462-9608

Santa Clara Santa Clara, CA

Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300

Fax: 86-27-5980-5118 China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130 **China - Zhuhai**

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631

Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Fax: 60-3-6201-9859 **Malaysia - Penang** Tel: 60-4-227-8870

Fax: 60-4-227-4068 **Philippines - Manila**Tel: 63-2-634-9065

Fax: 63-2-634-9069
Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90

Fax: 34-91-708-08-91 **UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12