

#### **Ordering Information**

Part Number	Part Number Memory		Maximum number of I\O's
	Flash (KB)	SRAM (KB)	
MKL15Z32VFM4	32	4	28
MKL15Z64VFM4	64	8	28
MKL15Z128VFM4	128	16	28
MKL15Z32VFT4	32	4	40
MKL15Z64VFT4	64	8	40
MKL15Z128VFT4	128	16	40
MKL15Z32VLH4	32	4	54
MKL15Z64VLH4	64	8	54
MKL15Z128VLH4	128	16	54
MKL15Z32VLK4	32	4	70
MKL15Z64VLK4	64	8	70
MKL15Z128VLK4	128	16	70

#### **Related Resources**

Туре	Description	Resource
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.	KL1 Family Product Brief <sup>1</sup>
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	KL15P80M48SF0RM <sup>1</sup>
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	KL15P80M48SF0 <sup>1</sup>
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	KINETIS_L_xN97F <sup>2</sup>
Package	Package dimensions are provided in package drawings.	QFN 32-pin: 98ASA00473D <sup>1</sup>
drawing		QFN 48-pin: 98ASA00466D <sup>1</sup>
		LQFP 64-pin: 98ASS23234W <sup>1</sup>
		LQFP 80-pin: 98ASS23174W1

- 1. To find the associated resource, go to http://www.freescale.com and perform a search using this term.
- 2. To find the associated resource, go to http://www.freescale.com and perform a search using this term with the "x" replaced by the revision of the device you are using.

Figure 1 shows the functional modules in the chip.






Figure 1. Functional block diagram



## **Table of Contents**

1	Rati	ngs		5
	1.1	Therm	al handling ratings	5
	1.2	Moistu	re handling ratings	5
	1.3	ESD h	andling ratings	5
	1.4	Voltag	e and current operating ratings	5
2	Ger	eral		6
	2.1	AC ele	ectrical characteristics	6
	2.2	Nonsw	vitching electrical specifications	6
		2.2.1	Voltage and current operating requirements	7
		2.2.2	LVD and POR operating requirements	7
		2.2.3	Voltage and current operating behaviors	8
		2.2.4	Power mode transition operating behaviors	9
		2.2.5	Power consumption operating behaviors	10
		2.2.6	EMC radiated emissions operating behaviors	15
		2.2.7	Designing with radiated emissions in mind	16
		2.2.8	Capacitance attributes	16
	2.3	Switch	ing specifications	16
		2.3.1	Device clock specifications	16
		2.3.2	General switching specifications	17
	2.4	Therm	al specifications	17
		2.4.1	Thermal operating requirements	17
		2.4.2	Thermal attributes	18
3	Peri	pheral	operating requirements and behaviors	18
	3.1	Core n	nodules	18
		3.1.1	SWD electricals	18
	3.2	System	n modules	20
	3.3	Clock	modules	20
		3.3.1	MCG specifications	20
		3.3.2	Oscillator electrical specifications	22
	3.4	Memo	ries and memory interfaces	24
		3.4.1	Flash electrical specifications	24
	3.5	Securi	ty and integrity modules	26
	3.6	Analog	]	26
		3.6.1	ADC electrical specifications	26

		3.6.2	CMP and 6-bit DAC electrical specifications	31
		3.6.3	12-bit DAC electrical characteristics	32
	3.7	Timers		35
	3.8	Comm	unication interfaces	
		3.8.1	SPI switching specifications	35
		3.8.2	Inter-Integrated Circuit Interface (I2C) timing	40
		3.8.3	UART	41
	3.9	Human	n-machine interfaces (HMI)	41
		3.9.1	TSI electrical specifications	41
4	Dim	ensions	<u> </u>	42
	4.1	Obtaini	ing package dimensions	42
5				
	5.1	KL15 S	Signal Multiplexing and Pin Assignments	42
	5.2	KL15 p	inouts	45
6	Ord	ering pa	ırts	49
	6.1	Determ	nining valid orderable parts	49
7	Part		cation	
	7.1		otion	
	7.2		t	
	7.3			
	7.4		le	
8	Terr		y and guidelines	
	8.1		on: Operating requirement	
	8.2		on: Operating behavior	
	8.3		on: Attribute	
	8.4		on: Rating	
	8.5		of exceeding a rating	52
	8.6		nship between ratings and operating	
			ments	
	8.7		nes for ratings and operating requirements	
	8.8		on: Typical value	
	8.9		I value conditions	
9	Rev	ision his	story	55



### 1 Ratings

### 1.1 Thermal handling ratings

Table 1. Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>–</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	1	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 1.2 Moisture handling ratings

Table 2. Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

 Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

#### 1.3 ESD handling ratings

Table 3. ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	3

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.



#### 1.4 Voltage and current operating ratings

Table 4. Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	120	mA
V <sub>IO</sub>	IO pin input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

#### 2 General

#### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 2. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume the output pins have the following characteristics.

- $C_L=30 pF loads$
- Slew rate disabled
- Normal drive strength

### 2.2 Nonswitching electrical specifications

Kinetis KL15 Sub-Family, Rev5 08/2014.



#### 2.2.1 Voltage and current operating requirements

Table 5. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	_
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	_
$V_{SS} - V_{SSA}$	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	_
V <sub>IH</sub>	Input high voltage				_
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V <sub>IL</sub>	Input low voltage				_
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	$0.06 \times V_{DD}$	_	V	_
I <sub>ICIO</sub>	IO pin negative DC injection current—single pin $ \bullet \ \ V_{IN} < V_{SS} - 0.3V $	-3	_	mA	1
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins  • Negative current injection	-25	_	mA	_
V <sub>ODPU</sub>	Open drain pullup voltage level	V <sub>DD</sub>	V <sub>DD</sub>	V	2
V <sub>RAM</sub>	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	_

All I/O pins are internally clamped to V<sub>SS</sub> through a ESD protection diode. There is no diode connection to V<sub>DD</sub>. If V<sub>IN</sub> greater than V<sub>IO\_MIN</sub> (= V<sub>SS</sub>-0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R = (V<sub>IO\_MIN</sub> - V<sub>IN</sub>)/II<sub>ICIO</sub>I.

#### 2.2.2 LVD and POR operating requirements

Table 6. V<sub>DD</sub> supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling V <sub>DD</sub> POR detect voltage	0.8	1.1	1.5	V	_
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV = 01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1

<sup>2.</sup> Open drain outputs must be pulled to  $V_{DD}$ .



Table 6.  $V_{DD}$  supply LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>LVW1H</sub>	Level 1 falling (LVWV = 00)	2.62	2.70	2.78	V	
V <sub>LVW2H</sub>	• Level 2 falling (LVWV = 01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	<ul> <li>Level 3 falling (LVWV = 10)</li> </ul>	2.82	2.90	2.98	V	
V <sub>LVW4H</sub>	Level 4 falling (LVWV = 11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	±60	_	mV	_
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	_
	Low-voltage warning thresholds — low range					1
V <sub>LVW1L</sub>	• Level 1 falling (LVWV = 00)	1.74	1.80	1.86	V	
V <sub>LVW2L</sub>	<ul> <li>Level 2 falling (LVWV = 01)</li> </ul>	1.84	1.90	1.96	V	
V <sub>LVW3L</sub>	<ul> <li>Level 3 falling (LVWV = 10)</li> </ul>	1.94	2.00	2.06	V	
V <sub>LVW4L</sub>	Level 4 falling (LVWV = 11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	±40	_	mV	_
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	_
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	_

<sup>1.</sup> Rising thresholds are falling threshold + hysteresis voltage

# 2.2.3 Voltage and current operating behaviors Table 7. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — Normal drive pad (except RESET)				1, 2
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -5 \text{ mA}$	$V_{DD} - 0.5$	_	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = −1.5 mA	V <sub>DD</sub> – 0.5	_	V	
V <sub>OH</sub>	Output high voltage — High drive pad (except RESET)				1, 2
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -18 \text{ mA}$	V <sub>DD</sub> – 0.5	_	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = −6 mA	V <sub>DD</sub> – 0.5	_	V	
I <sub>OHT</sub>	Output high current total for all ports	_	100	mA	_
V <sub>OL</sub>	Output low voltage — Normal drive pad				1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 5 \text{ mA}$	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 1.5 mA	_	0.5	V	

Table continues on the next page...

Kinetis KL15 Sub-Family, Rev5 08/2014.

5



Description	Min.	Max.	Unit	Notes
Output low voltage — High drive pad				1
• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 18 \text{ mA}$	_	0.5	V	
• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 6 mA	_	0.5	V	
Output low current total for all ports	_	100	mA	_
Input leakage current (per pin) for full temperature range	_	1	μΑ	3
Input leakage current (per pin) at 25 °C	_	0.025	μΑ	3
Input leakage current (total all pins) for full temperature range	_	65	μΑ	3
Hi-Z (off-state) leakage current (per pin)	_	1	μA	_
	Output low voltage — High drive pad  • 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V, I <sub>OL</sub> = 18 mA  • 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OL</sub> = 6 mA  Output low current total for all ports  Input leakage current (per pin) for full temperature range  Input leakage current (per pin) at 25 °C  Input leakage current (total all pins) for full temperature range	Output low voltage — High drive pad  • $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ , $\text{I}_{OL} = 18 \text{ mA}$ • $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$ , $\text{I}_{OL} = 6 \text{ mA}$ Output low current total for all ports  Input leakage current (per pin) for full temperature range  Input leakage current (per pin) at 25 °C  Input leakage current (total all pins) for full  temperature range	Output low voltage — High drive pad  • $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ , $\text{I}_{OL} = 18 \text{ mA}$ • $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$ , $\text{I}_{OL} = 6 \text{ mA}$ Output low current total for all ports  Input leakage current (per pin) for full temperature range  Input leakage current (per pin) at 25 °C  Input leakage current (total all pins) for full  temperature range	Output low voltage — High drive pad  • $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ , $I_{OL} = 18 \text{ mA}$ • $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$ , $I_{OL} = 6 \text{ mA}$ Output low current total for all ports  — 100 mA  Input leakage current (per pin) for full temperature range  Input leakage current (per pin) at 25 °C  — 0.025 µA  Input leakage current (total all pins) for full  temperature range

20

20

50

50

kΩ

kΩ

Table 7. Voltage and current operating behaviors (continued)

3. Measured at  $V_{DD} = 3.6 \text{ V}$ 

 $R_{PU}$ 

 $R_{PD}$ 

4. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{SS}$ 

Internal pullup resistors

Internal pulldown resistors

5. Measured at VDD supply voltage = VDD min and Vinput = VDD

#### 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$  and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- FEI clock mode

POR and VLLSx→RUN recovery use FEI clock mode at the default CPU and system frequency of 21 MHz, and a bus and flash clock frequency of 10.5 MHz.

Table 8. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{\text{DD}}$ reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	_	_	300	μs	1
	• VLLS0 → RUN		95	115	μs	

<sup>1.</sup> PTB0, PTB1, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.

<sup>2.</sup> The reset pin only contains an active pull down device when configured as the RESET signal or as a GPIO. When configured as a GPIO output, it acts as a pseudo open drain output.



Table 8. Power mode transition operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	
	• VLLS1 → RUN					
		_	93	115	μs	
	VLLS3 → RUN					
		_	42	53	μs	
	• LLS → RUN					
		_	4	4.6	μs	
	VLPS → RUN					
		_	4	4.4	μs	
	• STOP → RUN					
		_	4	4.4	μs	

<sup>1.</sup> Normal boot (FTFA\_FOPT[LPBOOT]=11).

#### 2.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

Table 9. Power consumption operating behaviors

Symbol	Description	Temp.	Тур.	Max	Unit	Note
I <sub>DDA</sub>	Analog supply current	_	_	See note	mA	1
I <sub>DD_RUNCO_</sub> CM	Run mode current in compute operation - 48 MHz core / 24 MHz flash/ bus disabled, LPTMR running using 4 MHz internal reference clock, CoreMark® benchmark code executing from flash, at 3.0 V	_	6.4	_	mA	2
I <sub>DD_RUNCO</sub>	Run mode current in compute operation - 48 MHz core / 24 MHz flash / bus clock disabled, code of while(1) loop executing from flash, at 3.0 V	_	3.9	4.8	mA	3
I <sub>DD_RUN</sub>	Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks disabled, code executing from flash, at 3.0 V	_	5	5.9	mA	3
I <sub>DD_RUN</sub>	Run mode current - 48 MHz core / 24	at 25 °C	6.2	6.5	mA	3, 4
	MHz bus and flash, all peripheral clocks enabled, code executing from flash, at 3.0 V	at 125 °C	6.8	7.1	mA	



Table 9. Power consumption operating behaviors (continued)

Symbol	Description	Temp.	Тур.	Max	Unit	Note
I <sub>DD_WAIT</sub>	Wait mode current - core disabled / 48 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled, at 3.0 V	_	3.1	3.8	mA	3
I <sub>DD_WAIT</sub>	Wait mode current - core disabled / 24 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled • at 3.0 V	_	2.4	3.2	mA	3
I <sub>DD_PSTOP2</sub>	Stop mode current with partial stop 2 clocking option - core and system disabled / 10.5 MHz bus, at 3.0 V	_	1.6	2	mA	3
I <sub>DD_VLPRCO_CM</sub>	Very-low-power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, LPTMR running with 4 MHz internal reference clock, CoreMark benchmark code executing from flash, at 3.0 V	_	777	_	μА	5
I <sub>DD_VLPRCO</sub>	Very low power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, code executing from flash, at 3.0 V	_	171	420	μА	6
I <sub>DD_VLPR</sub>	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks disabled, code executing from flash, at 3.0 V	_	204	449	μА	6
I <sub>DD_VLPR</sub>	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks enabled, code executing from flash, at 3.0 V	_	262	509	μА	4, 6
I <sub>DD_VLPW</sub>	Very low power wait mode current - core disabled / 4 MHz system / 0.8 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled, at 3.0 V	_	123	366	μА	6
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V	at 25 °C	319	343	μA	_
		at 50 °C	333	365	μA	
		at 70 °C	353	400	μA	
		at 85 °C	380	450	μA	
		at 105 °C	444	572	μA	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at	at 25 °C	3.75	8.46	μA	_
	3.0 V	at 50 °C	6.66	13.41	μA	
		at 70 °C	12.9	25.71	μA	
		at 85 °C	22.7	44.06	μΑ	
		at 105 °C	48.4	90.1	μA	
I <sub>DD_LLS</sub>	Low leakage stop mode current at 3.0	at 25 °C	1.68	2.09	μΑ	_
	V	at 50 °C	3.05	4.04	μA	



Table 9. Power consumption operating behaviors (continued)

Symbol	Description	Temp.	Тур.	Max	Unit	Note
		at 70 °C	5.71	7.75	μΑ	
		at 85 °C	10	13.54	μΑ	
		at 105 °C	22.4	30.41	μΑ	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current	at 25 °C	1.22	1.6	μΑ	_
	at 3.0 V	at 50 °C	2.25	2.31	μA	
		at 70 °C	4.21	5.44	μA	
		at 85 °C	7.37	9.44	μA	
		at 105 °C	16.6	21.76	μΑ	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current	at 25 °C	0.58	0.94	μΑ	_
	at 3.0 V	at 50 °C	1.26	1.31	μΑ	
		at 70 °C	2.53	3.33	μΑ	
		at 85 °C	4.74	6.1	μΑ	
		at 105 °C	11.4	15.27	μΑ	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current	at 25 °C	0.31	0.65	μΑ	_
	(SMC_STOPCTRL[PORPO] = 0) at 3.0	at 50 °C	0.99	1.43	μΑ	
	ľ	at 70 °C	2.25	3.01	μΑ	
		at 85 °C	4.46	5.83	μΑ	
		at 105 °C	11.13	14.99	μΑ	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current	at 25 °C	0.12	0.47	μΑ	7
	(SMC_STOPCTRL[PORPO] = 1) at 3.0	at 50 °C	0.8	1.24	μΑ	
	ľ	at 70 °C	2.06	2.81	μΑ	
		at 85 °C	4.27	5.62	μΑ	
		at 105 °C	10.93	14.78	μA	

<sup>1.</sup> The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.

Table 10. Low power mode peripheral adders — typical value

Symbol	Description	Temperature (°C)						Unit
		-40	25	50	70	85	105	
I <sub>IREFSTEN4MHz</sub>	4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.	56	56	56	56	56	56	μΑ

Table continues on the next page...

12

Kinetis KL15 Sub-Family, Rev5 08/2014.

Freescale Semiconductor, Inc.

<sup>2.</sup> MCG configured for PEE mode. CoreMark benchmark compiled using Keil 4.54 with optimization level 3, optimized for time.

<sup>3.</sup> MCG configured for FEI mode.

<sup>4.</sup> Incremental current consumption from peripheral activity is not included.

MCG configured for BLPI mode. CoreMark benchmark compiled using IAR 6.40 with optimization level high, optimized for balanced.

<sup>6.</sup> MCG configured for BLPI mode.

<sup>7.</sup> No brownout.



Table 10. Low power mode peripheral adders — typical value (continued)

Symbol	Description		Temperatu		ature (°	C)		Unit	
			-40	25	50	70	85	105	
I <sub>IREFSTEN32KHz</sub>	32 kHz internal reference clock Measured by entering STOP m 32 kHz IRC enabled.		52	52	52	52	52	52	μA
IEREFSTEN4MHz	External 4 MHz crystal clock a Measured by entering STOP o with the crystal enabled.		206	228	237	245	251	258	μA
I <sub>EREFSTEN32KHz</sub>	External 32 kHz crystal clock	VLLS1	440	490	540	560	570	580	nA
	adder by means of the OSC0_CR[EREFSTEN and	VLLS3	440	490	540	560	570	580	
	EREFSTEN] bits. Measured by entering all modes with the crystal enabled.	LLS	490	490	540	560	570	680	
		VLPS	510	560	560	560	610	680	
	Crystal ellabled.	STOP	510	560	560	560	610	680	
I <sub>CMP</sub>	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.		22	22	22	22	22	22	μА
I <sub>RTC</sub>	RTC peripheral adder measure the device in VLLS1 mode with kHz crystal enabled by means RTC_CR[OSCE] bit and the R for 1 minute. Includes ERCLK3 external crystal) power consum	n external 32 of the TC ALARM set 32K (32 kHz	432	357	388	475	532	810	nA
I <sub>UART</sub>	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μА
	115200 baud rate. Includes selected clock source power consumption.	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	
I <sub>TPM</sub>	TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output	MCGIRCLK (4 MHz internal reference clock)	86	86	86	86	86	86	μА
	compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents.	OSCERCLK (4 MHz external crystal)	235	256	265	274	280	287	
I <sub>BG</sub>	Bandgap adder when BGEN b device is placed in VLPx, LLS, mode.		45	45	45	45	45	45	μA
I <sub>ADC</sub>	ADC peripheral adder combining measured values at V <sub>DD</sub> and V		366	366	366	366	366	366	μA



Table 10. Low power mode peripheral adders — typical value

Symbol	Description	Temperature (°C)					Unit	
		-40	25	50	70	85	105	
	the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.							

#### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode, and BLPE for VLPR mode
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA




Figure 3. Run mode supply current vs. core frequency

Kinetis KL15 Sub-Family, Rev5 08/2014.






Figure 4. VLPR mode current vs. core frequency

#### 2.2.6 EMC radiated emissions operating behaviors

Table 11. EMC radiated emissions operating behaviors for 64-pin LQFP package

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	13	dΒμV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	15	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	12	dΒμV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500-1000	7	dΒμV	
$V_{RE\_IEC}$	IEC level	0.15–1000	М	_	2, 3

1. Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic



#### General

- application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{OSC} = 8 \text{ MHz}$  (crystal),  $f_{SYS} = 48 \text{ MHz}$ ,  $f_{BUS} = 48 \text{ MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

#### 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

#### 2.2.8 Capacitance attributes

Table 12. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN</sub>	Input capacitance	_	7	pF

#### 2.3 Switching specifications

#### 2.3.1 Device clock specifications

Table 13. Device clock specifications

Symbol	Description	Min.	Max.	Unit
	Normal run mode			•
f <sub>SYS</sub>	System and core clock	_	48	MHz
f <sub>BUS</sub>	Bus clock	_	24	MHz
f <sub>FLASH</sub>	Flash clock	_	24	MHz
f <sub>LPTMR</sub>	LPTMR clock	_	24	MHz
	VLPR and VLPS modes <sup>1</sup>			
f <sub>SYS</sub>	System and core clock	_	4	MHz
f <sub>BUS</sub>	Bus clock	_	1	MHz
f <sub>FLASH</sub>	Flash clock	_	1	MHz
f <sub>LPTMR</sub>	LPTMR clock <sup>2</sup>	_	24	MHz
f <sub>ERCLK</sub>	External reference clock	_	16	MHz



Table 13. Device clock specifications (c	(continued)
--	-------------

Symbol	Description	Min.	Max.	Unit
f <sub>LPTMR_ERCLK</sub>	LPTMR external reference clock	_	16	MHz
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	_	16	MHz
f <sub>TPM</sub>	TPM asynchronous clock	_	8	MHz
f <sub>UART0</sub>	UART0 asynchronous clock	_	8	MHz

The frequency limitations in VLPR and VLPS modes here override any frequency specification listed in the timing specification for any other module. These same frequency limits apply to VLPS, whether VLPS was entered from RUN or from VLPR.

#### 2.3.2 General switching specifications

These general-purpose specifications apply to all signals configured for GPIO and UART signals.

Table 14. General switching specifications

Description	Min.	Max.	Unit	Notes
GPIO pin interrupt pulse width (digital glitch filter disabled)  — Synchronous path	1.5	_	Bus clock cycles	1
External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	2
GPIO pin interrupt pulse width — Asynchronous path	16	_	ns	2
Port rise and fall time	_	36	ns	3

<sup>1.</sup> The greater synchronous and asynchronous timing must be met.

### 2.4 Thermal specifications

#### 2.4.1 Thermal operating requirements

Table 15. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T <sub>J</sub>	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

<sup>2.</sup> The LPTMR can be clocked at this speed in VLPR or VLPS only when the source is an external pin.

<sup>2.</sup> This is the shortest pulse that is guaranteed to be recognized.

<sup>3. 75</sup> pF load



#### 2.4.2 Thermal attributes

Table 16. Thermal attributes

Board type	Symbol	Description	80 LQFP	64 LQFP	48 QFN	32 QFN	Unit	Notes
Single-layer (1S)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	70	71	84	92	°C/W	1
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	53	52	28	33	°C/W	
Single-layer (1S)	R <sub>θЈМА</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	_	59	69	75	°C/W	
Four-layer (2s2p)	R <sub>θЈМА</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	_	46	22	27	°C/W	
_	R <sub>θJB</sub>	Thermal resistance, junction to board	34	34	10	12	°C/W	2
_	R <sub>eJC</sub>	Thermal resistance, junction to case	15	20	2.0	1.8	°C/W	3
_	$\Psi_{JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	0.6	5	5.0	8	°C/W	4

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).

### 3 Peripheral operating requirements and behaviors

#### 3.1 Core modules



#### 3.1.1 SWD electricals

Table 17. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1	_	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 5. Serial wire clock input timing






Figure 6. Serial wire data timing

### 3.2 System modules

There are no specifications necessary for the device's system modules.

#### 3.3 Clock modules

### 3.3.1 MCG specifications

Table 18. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>	Internal reference frequency (slow clock) — factory trimmed at nominal V <sub>DD</sub> and 25 °C	_	32.768	_	kHz	
f <sub>ints_t</sub>	Internal reference frequency (slow clock) — user trimmed	31.25	_	39.0625	kHz	
$\Delta_{fdco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using C3[SCTRIM] and C4[SCFTRIM]	_	± 0.3	± 0.6	%f <sub>dco</sub>	1



Table 18. MCG specifications (continued)

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
$\Delta f_{dco\_t}$		trimmed average DCO output Itage and temperature	_	+0.5/-0.7	± 3	%f <sub>dco</sub>	1, 2
$\Delta f_{dco\_t}$	Total deviation of frequency over fix range of 0–70 °C	_	± 0.4	± 1.5	%f <sub>dco</sub>	1, 2	
f <sub>intf_ft</sub>		frequency (fast clock) — nominal V <sub>DD</sub> and 25 °C	_	4	_	MHz	
Δf <sub>intf_ft</sub>	(fast clock) over te	on of internal reference clock emperature and voltage — nominal V <sub>DD</sub> and 25 °C	_	+1/-2	± 3	%f <sub>intf_ft</sub>	2
f <sub>intf_t</sub>	Internal reference trimmed at nomina	frequency (fast clock) — user al V <sub>DD</sub> and 25 °C	3	_	5	MHz	
f <sub>loc_low</sub>	Loss of external c	lock minimum frequency —	(3/5) x f <sub>ints_t</sub>	_	_	kHz	
f <sub>loc_high</sub>	Loss of external c RANGE = 01, 10,	lock minimum frequency — or 11	(16/5) x f <sub>ints_t</sub>	_	_	kHz	
	•	FI	LL	•			•
f <sub>fII_ref</sub>	FLL reference free	quency range	31.25	_	39.0625	kHz	
f <sub>dco</sub>	DCO output frequency range	Low range (DRS = 00) $640 \times f_{fil\_ref}$	20	20.97	25	MHz	3, 4
		Mid range (DRS = 01)  1280 × f <sub>fill ref</sub>	40	41.94	48	MHz	
f <sub>dco_t_DMX3</sub>	DCO output frequency	Low range (DRS = 00) $732 \times f_{\text{fll\_ref}}$	_	23.99	_	MHz	5, 6
		Mid range (DRS = 01) $1464 \times f_{fll\_ref}$	_	47.97	_	MHz	
J <sub>cyc_fll</sub>	FLL period jitter		_	180	_	ps	7
	• f <sub>VCO</sub> = 48 M	Hz					
t <sub>fll_acquire</sub>	FLL target frequer	ncy acquisition time	_	_	1	ms	8
		PI	LL	•			
f <sub>vco</sub>	VCO operating fre	equency	48.0	_	100	MHz	
I <sub>pll</sub>		rent IHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = V multiplier = 48)	_	1060	_	μА	9
I <sub>pll</sub>		rent lHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = V multiplier = 24)	_	600	_	μΑ	9
f <sub>pll_ref</sub>	PLL reference free	quency range	2.0	_	4.0	MHz	
J <sub>cyc_pll</sub>	PLL period jitter (F	RMS)					10
	• f <sub>voo</sub> = 48 MH	łz	_	120	_	ps	
	<ul> <li>f<sub>vco</sub> = 48 MHz</li> <li>f<sub>vco</sub> = 100 MHz</li> </ul>						



Table 18. MCG specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
J <sub>acc_pll</sub>	PLL accumulated jitter over 1µs (RMS)					10
	• f <sub>vco</sub> = 48 MHz	_	1350	_	ps	
	• f <sub>vco</sub> = 100 MHz	_	600	_	ps	
D <sub>lock</sub>	Lock entry frequency tolerance	± 1.49	_	± 2.98	%	
D <sub>unl</sub>	Lock exit frequency tolerance	± 4.47	_	± 5.97	%	
t <sub>pll_lock</sub>	Lock detector detection time	_	_	150 × 10 <sup>-6</sup> + 1075(1/	S	11
				f <sub>pll_ref</sub> )		

- This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. The deviation is relative to the factory trimmed frequency at nominal VDD and 25 °C, fints ft-
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
- 4. The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco t</sub>) over voltage and temperature must be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

#### 3.3.2 Oscillator electrical specifications

# 3.3.2.1 Oscillator DC electrical specifications Table 19. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μΑ	
	• 8 MHz (RANGE=01)	_	300	_	μΑ	
	• 16 MHz	_	950	_	μA	
		_	1.2	_	mA	



Table 19. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• 24 MHz	_	1.5	_	mA	
	• 32 MHz					
I <sub>DDOSC</sub>	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μΑ	
	• 4 MHz	_	400	_	μA	
	• 8 MHz (RANGE=01)	_	500	_	μΑ	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
C <sub>y</sub>	XTAL load capacitance					2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

<sup>1.</sup>  $V_{DD}$ =3.3 V, Temperature =25 °C 2. See crystal or resonator manufacturer's recommendation



#### Peripheral operating requirements and behaviors

- 3. C<sub>x</sub>,C<sub>y</sub> can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
- 4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

# 3.3.2.2 Oscillator frequency specifications Table 20. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	_	_	48	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

### 3.4 Memories and memory interfaces

#### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

24



#### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 21. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	_	7.5	18	μs	_
t <sub>hversscr</sub>	Sector Erase high-voltage time	_	13	113	ms	1
t <sub>hversall</sub>	Erase All high-voltage time	_	52	452	ms	1

<sup>1.</sup> Maximum time based on expectations at cycling end-of-life.

# 3.4.1.2 Flash timing specifications — commands Table 22. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>rd1sec1k</sub>	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	_	65	145	μs	_
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	14	114	ms	2
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	1.8	ms	_
t <sub>rdonce</sub>	Read Once execution time	_	_	25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65	_	μs	_
t <sub>ersall</sub>	Erase All Blocks execution time	_	88	650	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1

<sup>1.</sup> Assumes 25 MHz flash clock frequency.

# 3.4.1.3 Flash high voltage current behaviors Table 23. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

<sup>2.</sup> Maximum times for erase parameters based on expectations at cycling end-of-life.



#### 3.4.1.4 Reliability specifications

#### Table 24. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes			
	Program Flash								
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	_			
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	_			
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2			

Typical data retention values are based on measured response accelerated at high temperature and derated to a
constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in
Engineering Bulletin EB619.

#### 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

#### 3.6 Analog

#### 3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 25 and Table 26 are achievable on the differential pins ADCx\_DP0, ADCx\_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

# 3.6.1.1 16-bit ADC operating conditions Table 25. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	_
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	$V_{DDA}$	$V_{DDA}$	V	3
V <sub>REFL</sub>	ADC reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	3

<sup>2.</sup> Cycling endurance represents number of program/erase cycles at -40 °C ≤ T<sub>i</sub> ≤ 125 °C.



#### Table 25. 16-bit ADC operating conditions (continued)

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{ADIN}$	Input voltage	16-bit differential mode	VREFL	_	31/32 * VREFH	V	_
		All other modes	VREFL	_	VREFH		
$C_{ADIN}$	Input	16-bit mode	_	8	10	pF	_
	capacitance	8-bit / 10-bit / 12-bit modes	_	4	5		
R <sub>ADIN</sub>	Input series resistance		_	2	5	kΩ	_
R <sub>AS</sub>	Analog source	13-bit / 12-bit modes					4
	resistance (external)	f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13-bit mode	1.0	_	18.0	MHz	5
f <sub>ADCK</sub>	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	5
C <sub>rate</sub>	ADC conversion	≤ 13-bit modes					6
	rate	No ADC hardware averaging	20.000	_	818.330	Ksps	
		Continuous conversions enabled, subsequent conversion time					
C <sub>rate</sub>	ADC conversion	16-bit mode					6
	rate	No ADC hardware averaging	37.037	_	461.467	Ksps	
		Continuous conversions enabled, subsequent conversion time					

- 1. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 1.0 \text{ MHz}$ , unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. For packages without dedicated VREFH and VREFL pins,  $V_{REFH}$  is internally tied to  $V_{DDA}$ , and  $V_{REFL}$  is internally tied to  $V_{SSA}$ .
- 4. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8  $\Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.
- 5. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 6. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.






Figure 7. ADC input impedance equivalency diagram

#### 3.6.1.2 16-bit ADC electrical characteristics

Table 26. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3
	ADC	ADLPC = 1, ADHSC =	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> =
	asynchronous clock source	0	2.4	4.0	6.1	MHz	1/f <sub>ADACK</sub>
		• ADLPC = 1, ADHSC = 1	3.0	5.2	7.3	MHz	
f <sub>ADACK</sub>		• ADLPC = 0, ADHSC = 0	4.4	6.2	9.5	MHz	
		• ADLPC = 0, ADHSC = 1					
	Sample Time	See Reference Manual chapte	r for sample	times			
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	error	<12-bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
		<12-bit modes	_	±0.2	-0.3 to 0.5		

Table continues on the next page...

Kinetis KL15 Sub-Family, Rev5 08/2014.



Table 26. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
INL	Integral non- linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5
		• <12-bit modes	_	±0.5	-0.7 to +0.5		
E <sub>FS</sub>	Full-scale error	12-bit modes	_	-4	-5.4	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		• <12-bit modes	_	-1.4	-1.8		V <sub>DDA</sub> <sup>5</sup>
EQ	Quantization	16-bit modes	_	-1 to 0	_	LSB <sup>4</sup>	
	error	• ≤13-bit modes	_	_	±0.5		
ENOB	DB Effective number of bits	16-bit differential mode	12.8	14.5	_	bits	6
		<ul><li>Avg = 32</li><li>Avg = 4</li></ul>	11.9	13.8	_	bits	
			12.2	13.9	_	bits	
		16-bit single-ended mode	11.4	13.1	_	bits	
		<ul><li>Avg = 32</li><li>Avg = 4</li></ul>					
SINAD	Signal-to-noise plus distortion	See ENOB	6.02 × ENOB + 1.76			dB	
THD	Total harmonic distortion	16-bit differential mode	_	-94	_	dB	7
	distortion	• Avg = 32	_	-85	_	dB	
		16-bit single-ended mode					
		• Avg = 32					
SFDR	Spurious free	16-bit differential mode	82	95	_	dB	7
	dynamic range	• Avg = 32	78	90		dB	
		16-bit single-ended mode	/ 6	90	_	ub	
		• Avg = 32					
		7 Avg = 32					
E <sub>IL</sub>	Input leakage error			$I_{ln} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	8



#### Peripheral operating requirements and behaviors

- 1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
- Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4.  $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz




Figure 8. Typical ENOB vs. ADC\_CLK for 16-bit differential mode




Figure 9. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode

30

Kinetis KL15 Sub-Family, Rev5 08/2014.

Freescale Semiconductor, Inc.



### 3.6.2 CMP and 6-bit DAC electrical specifications

Table 27. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, high-speed mode (EN = 1, PMODE = 1)	_	_	200	μA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN = 1, PMODE = 0)	_	_	20	μA
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub>	_	$V_{DD}$	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
$V_{CMPOh}$	Output high	V <sub>DD</sub> – 0.5	_	_	V
V <sub>CMPOI</sub>	Output low	_	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN = 1, PMODE = 1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN = 1, PMODE = 0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μA
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

<sup>1.</sup> Typical hysteresis is measured with input voltage range limited to 0.7 to  $V_{DD}$  – 0.7 V.

<sup>2.</sup> Comparator initialization delay is defined as the time between software writes to change control inputs (writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

<sup>3. 1</sup> LSB = V<sub>reference</sub>/64






Figure 10. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3 \text{ V}$ , PMODE = 0)




Figure 11. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3 \text{ V}$ , PMODE = 1)

#### 3.6.3 12-bit DAC electrical characteristics



# 3.6.3.1 12-bit DAC operating requirements Table 28. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
C <sub>L</sub>	Output load capacitance	_	100	pF	2
IL	Output load current	_	1	mA	

- 1. The DAC reference can be selected to be  $V_{\text{DDA}}$  or  $V_{\text{REFH}}$ .
- 2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

# 3.6.3.2 12-bit DAC operating behaviors Table 29. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub> P	Supply current — low-power mode	_	_	250	μΑ	
I <sub>DDA_DACH</sub> P	Supply current — high-speed mode		_	900	μΑ	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode		100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000	_	_	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	_	$V_{DACR}$	mV	
INL	Integral non-linearity error — high speed mode		_	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	_	_	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> ≥ 2.4 V	60	_	90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T <sub>GE</sub>	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
Rop	Output resistance (load = $3 \text{ k}\Omega$ )	_	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
		1.2	1.7	_		



Table 29. 12-bit DAC operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	High power (SP <sub>HP</sub> )	0.05	0.12	_		
	Low power (SP <sub>LP</sub> )					
BW	3dB bandwidth				kHz	
	High power (SP <sub>HP</sub> )	550	_	_		
	Low power (SP <sub>LP</sub> )	40	_	_		

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 3. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 4. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV with  $V_{DDA}$  > 2.4 V
- 5. Calculated by a best fit curve from  $V_{SS}$  + 100 mV to  $V_{DACR}$  100 mV
- 6.  $V_{DDA} = 3.0 \text{ V}$ , reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device




Figure 12. Typical INL error vs. digital code






Figure 13. Offset at half scale vs. temperature

#### 3.7 Timers

See General switching specifications.

#### 3.8 Communication interfaces



#### 3.8.1 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

All timing is shown with respect to  $20\%~V_{DD}$  and  $80\%~V_{DD}$  thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

Table 30. SPI master mode timing on slew rate disabled pade	S
---	---

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	f <sub>periph</sub> /2048	f <sub>periph</sub> /2	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>periph</sub>	2048 x t <sub>periph</sub>	ns	2
3	t <sub>Lead</sub>	Enable lead time	1/2	_	t <sub>SPSCK</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1/2		t <sub>SPSCK</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> – 30	1024 x t <sub>periph</sub>	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	16		ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	0	_	ns	_
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	10	ns	_
9	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
10	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> – 25	ns	_
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				

<sup>1.</sup> For SPI0, f<sub>periph</sub> is the bus clock (f<sub>BUS</sub>). For SPI1 f<sub>periph</sub> is the system clock (f<sub>SYS</sub>).

Table 31. SPI master mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	f <sub>periph</sub> /2048	f <sub>periph</sub> /2	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>periph</sub>	2048 x t <sub>periph</sub>	ns	2
3	t <sub>Lead</sub>	Enable lead time	1/2	—	t <sub>SPSCK</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> – 30	1024 x t <sub>periph</sub>	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	96	_	ns	_


<sup>2.</sup>  $t_{periph} = 1/f_{periph}$ 



Table 31. SPI master mode timing on slew rate enabled pads (continued)

Num.	Symbol	Description	Min.	Max.	Unit	Note
7	t <sub>HI</sub>	Data hold time (inputs)	0	_	ns	_
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	52	ns	_
9	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
10	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> – 25	ns	_
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	_	36	ns	_
	t <sub>FO</sub>	Fall time output				

- 1. For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ). For SPI1  $f_{periph}$  is the system clock ( $f_{SYS}$ ).
- 2.  $t_{periph} = 1/f_{periph}$




- 1. If configured as an output.
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 14. SPI master mode timing (CPHA = 0)



#### Peripheral operating requirements and behaviors



<sup>1.</sup>If configured as output

Figure 15. SPI master mode timing (CPHA = 1)

Table 32. SPI slave mode timing on slew rate disabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	0	f <sub>periph</sub> /4	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>periph</sub>	_	ns	2
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>periph</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>periph</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	2	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	7	_	ns	_
8	ta	Slave access time	_	t <sub>periph</sub>	ns	3
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>periph</sub>	ns	4
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	22	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> – 25	ns	_
	t <sub>Fl</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				

<sup>1.</sup> For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ). For SPI1  $f_{periph}$  is the system clock ( $f_{SYS}$ ).

Kinetis KL15 Sub-Family, Rev5 08/2014.

<sup>2.</sup> LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

<sup>2.</sup>  $t_{periph} = 1/f_{periph}$ 

<sup>3.</sup> Time to data active from high-impedance state

<sup>4.</sup> Hold time to high-impedance state



Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	0	f <sub>periph</sub> /4	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>periph</sub>	_	ns	2
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>periph</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>periph</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> – 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	2	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	7	_	ns	_
8	t <sub>a</sub>	Slave access time	_	t <sub>periph</sub>	ns	3
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>periph</sub>	ns	4
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	122	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> – 25	ns	_
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	36	ns	_
	t <sub>FO</sub>	Fall time output				

Table 33. SPI slave mode timing on slew rate enabled pads

- 1. For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ). For SPI1  $f_{periph}$  is the system clock ( $f_{SYS}$ ).
- 2.  $t_{periph} = 1/f_{periph}$
- 3. Time to data active from high-impedance state
- 4. Hold time to high-impedance state




Figure 16. SPI slave mode timing (CPHA = 0)








Figure 17. SPI slave mode timing (CPHA = 1)

# 3.8.2 Inter-Integrated Circuit Interface (I2C) timing Table 34. I2C timing

Characteristic	Symbol	Standa	rd Mode	Fast	Mode	Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400 <sup>1</sup>	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	_	1.3	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	_	0.6	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	_	0.6	_	μs
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	0 <sup>2</sup>	3.45 <sup>3</sup>	04	0.9 <sup>2</sup>	μs
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>5</sup>	_	100 <sup>3</sup> , <sup>6</sup>	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>7</sup>	300	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>6</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns

<sup>1.</sup> The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only achieved when using the High drive pins (see Voltage and current operating behaviors) or when using the Normal drive pins and VDD ≥ 2.7 V



- The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
  acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and
  SCL lines.
- 3. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 4. Input signal Slew = 10 ns and Output Load = 50 pF
- 5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 6. A Fast mode  $I^2C$  bus device can be used in a Standard mode  $I^2C$  bus system, but the requirement  $t_{SU; DAT} \ge 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250$  ns (according to the Standard mode  $I^2C$  bus specification) before the SCL line is released.
- 7. C<sub>b</sub> = total capacitance of the one bus line in pF.




Figure 18. Timing definition for fast and standard mode devices on the I<sup>2</sup>C bus

#### 3.8.3 **UART**

See General switching specifications.

#### 3.9 Human-machine interfaces (HMI)

## 3.9.1 TSI electrical specifications

Table 35. TSI electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
TSI_RUNF	Fixed power consumption in run mode	_	100	_	μA
TSI_RUNV	Variable power consumption in run mode (depends on oscillator's current selection)	1.0	_	128	μA
TSI_EN	Power consumption in enable mode	_	100	_	μA
TSI_DIS	Power consumption in disable mode	_	1.2	_	μΑ
TSI_TEN	TSI analog enable time	_	66	_	μs
TSI_CREF	TSI reference capacitor	_	1.0	_	pF
TSI_DVOLT	Voltage variation of VP & VM around nominal values	0.19	_	1.03	V



#### 4 Dimensions

#### 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to **freescale.com** and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin QFN	98ASA00473D
48-pin QFN	98ASA00466D
64-pin LQFP	98ASS23234W
80-pin LQFP	98ASS23174W

#### 5 Pinout

## 5.1 KL15 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

80 LQFP	64 LQFP	48 QFN	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
1	1	1	1	PTE0	DISABLED		PTE0		UART1_TX	RTC_ CLKOUT	CMP0_OUT	I2C1_SDA	
2	2	1	2	PTE1	DISABLED		PTE1	SPI1_MOSI	UART1_RX		SPI1_MISO	I2C1_SCL	
3	-	-	_	PTE2	DISABLED		PTE2	SPI1_SCK					
4	_	-	_	PTE3	DISABLED		PTE3	SPI1_MISO			SPI1_MOSI		
5	-	1	_	PTE4	DISABLED		PTE4	SPI1_PCS0					
6	_	-	_	PTE5	DISABLED		PTE5						
7	3	1	_	VDD	VDD	VDD							
8	4	2	_	VSS	VSS	VSS							
9	5	3	3	PTE16	ADC0_DP1/ ADC0_SE1	ADC0_DP1/ ADC0_SE1	PTE16	SPI0_PCS0	UART2_TX	TPM_ CLKIN0			



80 LQFP	64 LQFP	48 QFN	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
10	6	4	4	PTE17	ADC0_DM1/ ADC0_SE5a	ADC0_DM1/ ADC0_SE5a	PTE17	SPI0_SCK	UART2_RX	TPM_ CLKIN1		LPTMR0_ ALT3	
11	7	5	5	PTE18	ADC0_DP2/ ADC0_SE2	ADC0_DP2/ ADC0_SE2	PTE18	SPI0_MOSI		I2C0_SDA	SPI0_MISO		
12	8	6	6	PTE19	ADC0_DM2/ ADC0_SE6a	ADC0_DM2/ ADC0_SE6a	PTE19	SPI0_MISO		I2C0_SCL	SPI0_MOSI		
13	9	7	-	PTE20	ADC0_DP0/ ADC0_SE0	ADC0_DP0/ ADC0_SE0	PTE20		TPM1_CH0	UARTO_TX			
14	10	8	-	PTE21	ADC0_DM0/ ADC0_SE4a	ADC0_DM0/ ADC0_SE4a	PTE21		TPM1_CH1	UARTO_RX			
15	11	-	-	PTE22	ADC0_DP3/ ADC0_SE3	ADC0_DP3/ ADC0_SE3	PTE22		TPM2_CH0	UART2_TX			
16	12	-	-	PTE23	ADC0_DM3/ ADC0_SE7a	ADC0_DM3/ ADC0_SE7a	PTE23		TPM2_CH1	UART2_RX			
17	13	9	7	VDDA	VDDA	VDDA							
18	14	10	_	VREFH	VREFH	VREFH							
19	15	11	_	VREFL	VREFL	VREFL							
20	16	12	8	VSSA	VSSA	VSSA							
21	17	13	-	PTE29	CMP0_IN5/ ADC0_SE4b	CMP0_IN5/ ADC0_SE4b	PTE29		TPM0_CH2	TPM_ CLKIN0			
22	18	14	9	PTE30	DACO_OUT/ ADCO_SE23/ CMPO_IN4	DAC0_OUT/ ADC0_SE23/ CMP0_IN4	PTE30		TPM0_CH3	TPM_ CLKIN1			
23	19	_	_	PTE31	DISABLED		PTE31		TPM0_CH4				
24	20	15	_	PTE24	DISABLED		PTE24		TPM0_CH0		I2C0_SCL		
25	21	16	_	PTE25	DISABLED		PTE25		TPM0_CH1		I2C0_SDA		
26	22	17	10	PTA0	SWD_CLK	TSI0_CH1	PTA0		TPM0_CH5				SWD_CLK
27	23	18	11	PTA1	DISABLED	TSI0_CH2	PTA1	UARTO_RX	TPM2_CH0				
28	24	19	12	PTA2	DISABLED	TSI0_CH3	PTA2	UART0_TX	TPM2_CH1				
29	25	20	13	PTA3	SWD_DIO	TSI0_CH4	PTA3	I2C1_SCL	TPM0_CH0				SWD_DIO
30	26	21	14	PTA4	NMI_b	TSI0_CH5	PTA4	I2C1_SDA	TPM0_CH1				NMI_b
31	27	_	_	PTA5	DISABLED		PTA5		TPM0_CH2				
32	28	_	_	PTA12	DISABLED		PTA12		TPM1_CH0				
33	29	_	_	PTA13	DISABLED		PTA13		TPM1_CH1				
34	-	_	-	PTA14	DISABLED		PTA14	SPI0_PCS0	UARTO_TX				
35	-	-	_	PTA15	DISABLED		PTA15	SPI0_SCK	UARTO_RX				
36	-	-	-	PTA16	DISABLED		PTA16	SPI0_MOSI			SPI0_MISO		
37	-	-	-	PTA17	DISABLED		PTA17	SPI0_MISO			SPI0_MOSI		
38	30	22	15	VDD	VDD	VDD							
39	31	23	16	VSS	VSS	VSS							
40	32	24	17	PTA18	EXTAL0	EXTAL0	PTA18		UART1_RX	TPM_ CLKIN0			



#### **Pinout**

80 LQFP	64 LQFP	48 QFN	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
41	33	25	18	PTA19	XTAL0	XTAL0	PTA19		UART1_TX	TPM_ CLKIN1		LPTMR0_ ALT1	
42	34	26	19	PTA20	RESET_b		PTA20						RESET_b
43	35	27	20	PTB0/ LLWU_P5	ADC0_SE8/ TSI0_CH0	ADC0_SE8/ TSI0_CH0	PTB0/ LLWU_P5	I2C0_SCL	TPM1_CH0				
44	36	28	21	PTB1	ADC0_SE9/ TSI0_CH6	ADC0_SE9/ TSI0_CH6	PTB1	I2C0_SDA	TPM1_CH1				
45	37	29	_	PTB2	ADC0_SE12/ TSI0_CH7	ADC0_SE12/ TSI0_CH7	PTB2	I2C0_SCL	TPM2_CH0				
46	38	30	-	PTB3	ADC0_SE13/ TSI0_CH8	ADC0_SE13/ TSI0_CH8	PTB3	I2C0_SDA	TPM2_CH1				
47	_	_	_	PTB8	DISABLED		PTB8		EXTRG_IN				
48	-	-	-	PTB9	DISABLED		PTB9						
49	_	_	_	PTB10	DISABLED		PTB10	SPI1_PCS0					
50	_	_	_	PTB11	DISABLED		PTB11	SPI1_SCK					
51	39	31	-	PTB16	TSI0_CH9	TSI0_CH9	PTB16	SPI1_MOSI	UARTO_RX	TPM_ CLKIN0	SPI1_MISO		
52	40	32	-	PTB17	TSI0_CH10	TSI0_CH10	PTB17	SPI1_MISO	UARTO_TX	TPM_ CLKIN1	SPI1_MOSI		
53	41	-	-	PTB18	TSI0_CH11	TSI0_CH11	PTB18		TPM2_CH0				
54	42	_	_	PTB19	TSI0_CH12	TSI0_CH12	PTB19		TPM2_CH1				
55	43	33	_	PTC0	ADC0_SE14/ TSI0_CH13	ADC0_SE14/ TSI0_CH13	PTC0		EXTRG_IN		CMP0_OUT		
56	44	34	22	PTC1/ LLWU_P6/ RTC_CLKIN	ADC0_SE15/ TSI0_CH14	ADC0_SE15/ TSI0_CH14	PTC1/ LLWU_P6/ RTC_CLKIN	I2C1_SCL		TPM0_CH0			
57	45	35	23	PTC2	ADC0_SE11/ TSI0_CH15	ADC0_SE11/ TSI0_CH15	PTC2	I2C1_SDA		TPM0_CH1			
58	46	36	24	PTC3/ LLWU_P7	DISABLED		PTC3/ LLWU_P7		UART1_RX	TPM0_CH2	CLKOUT		
59	47	-	-	VSS	VSS	VSS							
60	48	-	_	VDD	VDD	VDD							
61	49	37	25	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	TPM0_CH3			
62	50	38	26	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2			CMP0_OUT	
63	51	39	27	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_MOSI	EXTRG_IN		SPI0_MISO		
64	52	40	28	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_MISO			SPI0_MOSI		
65	53	-	-	PTC8	CMP0_IN2	CMP0_IN2	PTC8	I2C0_SCL	TPM0_CH4				
66	54	_	_	PTC9	CMP0_IN3	CMP0_IN3	PTC9	I2C0_SDA	TPM0_CH5				
67	55	_	_	PTC10	DISABLED		PTC10	I2C1_SCL					
68	56	_	_	PTC11	DISABLED		PTC11	I2C1_SDA					



80 LQFP	64 LQFP	48 QFN	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
69	-	_	_	PTC12	DISABLED		PTC12			TPM_ CLKIN0			
70	-	_	_	PTC13	DISABLED		PTC13			TPM_ CLKIN1			
71	_	_	_	PTC16	DISABLED		PTC16						
72	_	_	_	PTC17	DISABLED		PTC17						
73	57	41	_	PTD0	DISABLED		PTD0	SPI0_PCS0		TPM0_CH0			
74	58	42	_	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK		TPM0_CH1			
75	59	43	_	PTD2	DISABLED		PTD2	SPI0_MOSI	UART2_RX	TPM0_CH2	SPI0_MISO		
76	60	44	_	PTD3	DISABLED		PTD3	SPI0_MISO	UART2_TX	TPM0_CH3	SPI0_MOSI		
77	61	45	29	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI1_PCS0	UART2_RX	TPM0_CH4			
78	62	46	30	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI1_SCK	UART2_TX	TPM0_CH5			
79	63	47	31	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI1_MOSI	UART0_RX		SPI1_MISO		
80	64	48	32	PTD7	DISABLED		PTD7	SPI1_MISO	UARTO_TX		SPI1_MOSI		

# 5.2 KL15 pinouts

The following figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see KL15 Signal Multiplexing and Pin Assignments.






Figure 19. KL15 80-pin LQFP pinout diagram






Figure 20. KL15 64-pin LQFP pinout diagram






Figure 21. KL15 48-pin QFN pinout diagram






Figure 22. KL15 32-pin QFN pinout diagram

# 6 Ordering parts

#### 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to **freescale.com** and perform a part number search for the following device numbers: PKL15 and MKL15

#### 7 Part identification



## 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 7.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

#### 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Table 36. Part number fields descriptions

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
KL##	Kinetis family	• KL15
A	Key attribute	• Z = Cortex-M0+
FFF	Program flash memory size	<ul> <li>32 = 32 KB</li> <li>64 = 64 KB</li> <li>128 = 128 KB</li> </ul>
R	Silicon revision	<ul><li>(Blank) = Main</li><li>A = Revision after main</li></ul>
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	<ul> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>FT = 48 QFN (7 mm x 7 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>LK = 80 LQFP (12 mm x 12 mm)</li> </ul>
CC	Maximum CPU frequency (MHz)	• 4 = 48 MHz
N	Packaging type	<ul><li>R = Tape and reel</li><li>(Blank) = Trays</li></ul>



#### 7.4 Example

This is an example part number:

MKL15Z32VFT4

## 8 Terminology and guidelines

#### 8.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

#### 8.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V

## 8.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

#### 8.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
$I_{WP}$	Digital I/O weak pullup/ pulldown current	10	130	μΑ



#### 8.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

#### 8.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

# 8.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.


## 8.4.1 Example

This is an example of an operating rating:


Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	-0.3	1.2	V



## 8.5 Result of exceeding a rating



## 8.6 Relationship between ratings and operating requirements



## 8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.



#### 8.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

#### 8.8.1 **Example 1**


This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

#### 8.8.2 **Example 2**

This is an example of a chart that shows typical values for various voltage and temperature conditions:





# 8.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Table 37. Typical value conditions

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
V <sub>DD</sub>	3.3 V supply voltage	3.3	V

## 9 Revision history

The following table provides a revision history for this document.

Table 38. Revision history

Rev. No.	Date	Substantial Changes
2	9/2012	Completed all the TBDs, initial public release.
3	9/2012	Updated Signal Multiplexing and Pin Assignments table to add UART2 signals.
4	3/2014	Updated the front page and restructured the chapters

Table continues on the next page...



## Table 38. Revision history (continued)

Rev. No.	Date	Substantial Changes
		<ul> <li>Added a note to the I<sub>LAT</sub> in the ESD handling ratings</li> <li>Updated Voltage and current operating ratings</li> <li>Updated Voltage and current operating requirements</li> <li>Updated the Voltage and current operating behaviors</li> <li>Updated Power mode transition operating behaviors</li> <li>Updated Capacitance attributes</li> <li>Updated footnote in the Device clock specifications</li> <li>Updated t<sub>ersall</sub> in the Flash timing specifications — commands</li> <li>Updated VADIN in the 16-bit ADC operating conditions</li> <li>Updated Temp sensor slope and voltage and added a note to them in the 16-bit ADC electrical characteristics</li> <li>Removed T<sub>A</sub> in the 12-bit DAC operating requirements</li> <li>Added Inter-Integrated Circuit Interface (I2C) timing</li> </ul>
5	08/2014	<ul> <li>Updated related source and added block diagram in the front page</li> <li>Updated Power consumption operating behaviors</li> </ul>





How to Reach Us:

Home Page: freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, Freescale logo, Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2012-2014 Freescale Semiconductor, Inc.

Document Number KL15P80M48SF0 Revision 5 08/2014



