
Ordering Information

Part Number					
Standard	Lead-Free	Output Voltage	Frequency	Junction Temp. Range	Package
MIC2194BM	MIC2194YM	Adjustable	400kHz	-40°C to +125°C	8-lead SOP

Pin Configuration



Pin Description

Pin Number	Pin Name	Pin Function
1	COMP	Compensation (Output): Internal error amplifier output. Connect to a capacitor or series RC network to compensate the regulator's control loop.
2	FB	Feedback (Input): The circuit regulates this pin to 1.245V.
3	EN/UVLO	Enable/Undervoltage Lockout (Input): A low level on this pin will power down the device, reducing the quiescent current to under 0.5μA. This pin has two separate thresholds, below 1.5V the output switching is disabled, and below 0.9V the device is forced into a complete micropower shutdown. The 1.5V threshold functions as an accurate undervoltage lockout (UVLO) with hysteresis.
4	cs	The (–) input to the current limit comparator. A built-in offset of 110mV between VIN and CSL in conjunction with the current sense resistor sets the current limit threshold level. This is also the (–) input to the current amplifier.
5	VDD	3V internal linear-regulator output. VDD is also the supply voltage bus for the chip. Bypass to GND with $1\mu F$.
6	GND	Ground.
7	OUTP	High current drive for the synchronous N-channel MOSFET. Voltage swing is from ground to VIN. On-resistance is typically 3 Ω @ 5 V_{IN} .
8	VIN	Input voltage to the circuit. Also the high side input to the current sense amplifier supplies power to the gate drive circuit.

Absolute Maximum Ratings (Note 1)

Supply Voltage (V _{IN})	15V
Digital Supply Voltage (V _{DD})	
Enable Pin Voltage (V _{EN})	
Comp Pin Voltage (V _{COMP})	0.3V to +3V
Feedback Pin Voltage (V _{FB})	
Current Sense Voltage (V _{IN} -V _{CS}).	0.3V to +1V
Power Dissipation (P _D)	285mW @ T _A = 85°C
Ambient Storage Temp	65°C to +150°C
ESD Rating, Note 3	2kV

Operating Ratings (Note 2)

Supply Voltage (V _{IN})	+2.9V to +14\
Junction Temperature	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le +125^{\circ}\text{C}$
Package Thermal Resistance	-
θ_{JA} 8-lead SOP	140°C/V

Electrical Characteristics


 $V_{IN} = 5V$, $V_{OUT} = 3.3V$, $T_J = 25^{\circ}C$, unless otherwise specified. **Bold** values indicate $-40^{\circ}C < T_J < +125^{\circ}C$.


$\begin{tabular}{ll} \textbf{Regulation} \\ \hline \textbf{Feedback Voltage Reference} & (1\%) \\ (2\%) \\ \hline \textbf{Feedback Bias Current} \\ \hline \textbf{Output Voltage Line Regulation} & 5V \leq V_{IN} \leq 9V \\ \hline \textbf{Output Voltage Load Regulation} & 0mV < (V_{IN} - V_{CS}) < 75mV \\ \hline \textbf{Output Voltage Total Regulation} & 5V \leq V_{IN} \leq 9V, 0mV < (V_{IN} - V_{CS}) < 75mV \ (\pm 3\%) \\ \hline \textbf{Input & V_{DD} Supply} \\ \hline \textbf{V}_{IN} \ \textbf{Input Current } (I_Q) & (excluding external MOSFET gate current) \\ \hline \textbf{Shutdown Current } (I_{SD}) & V_{EN} = 0V \\ \hline \textbf{Digital Supply Voltage } (V_{DD}) & I_L = 0 \\ \hline \textbf{Digital Supply Load Regulation} & I_L = 0 \ to 1mA \\ \hline \textbf{Undervoltage Lockout} & V_{DD} \ \textbf{upper threshold (turn on threshold)} \\ \hline \end{tabular}$	1.233 1.22	1.245 1.245 50 0.15 0.9	1.257 1.27	V V nA % / V
$(2\%) \\ \hline Feedback Bias Current \\ \hline Output Voltage Line Regulation & 5V \leq V_{IN} \leq 9V \\ \hline Output Voltage Load Regulation & 0mV < (V_{IN} - V_{CS}) < 75mV \\ \hline Output Voltage Total Regulation & 5V \leq V_{IN} \leq 9V, 0mV < (V_{IN} - V_{CS}) < 75mV (\pm 3\%) \\ \hline \textbf{Input & V}_{DD} \textbf{Supply} \\ \hline V_{IN} \textbf{Input Current (I}_{Q}) & (excluding external MOSFET gate current) \\ \hline Shutdown Current (I_{SD}) & V_{EN} = 0V \\ \hline \hline \textbf{Digital Supply Voltage (V}_{DD}) & I_{L} = 0 \\ \hline \hline \textbf{Digital Supply Load Regulation} & I_{L} = 0 \text{ to 1mA} \\ \hline \hline }$	1.22	1.245 50 0.15	l	V nA % / V
	1.208	0.15		% / V
Output Voltage Load Regulation $OmV < (V_{IN} - V_{CS}) < 75mV$ Output Voltage Total Regulation $5V \le V_{IN} \le 9V$, $0mV < (V_{IN} - V_{CS}) < 75mV$ ($\pm 3\%$) Input & V_{DD} Supply V_{IN} Input Current (I_{Q}) (excluding external MOSFET gate current) Shutdown Current (I_{SD}) $V_{EN} = 0V$ Digital Supply Voltage (V_{DD}) $I_{L} = 0$ Digital Supply Load Regulation $I_{L} = 0$ to 1mA	1.208			
Output Voltage Total Regulation $5V \le V_{IN} \le 9V$, $0mV < (V_{IN} - V_{CS}) < 75mV$ ($\pm 3\%$) Input & V_{DD} Supply V_{IN} Input Current (I_Q) (excluding external MOSFET gate current) Shutdown Current (I_{SD}) $V_{EN} = 0V$ Digital Supply Voltage (V_{DD}) $I_L = 0$ Digital Supply Load Regulation $I_L = 0$ to 1mA	1.208	0.9		
	1.208			%
$\begin{aligned} & V_{\text{IN}} \text{ Input Current } (I_{\text{Q}}) & \text{ (excluding external MOSFET gate current)} \\ & \text{Shutdown Current } (I_{\text{SD}}) & V_{\text{EN}} = 0V \\ & \text{Digital Supply Voltage } (V_{\text{DD}}) & I_{\text{L}} = 0 \\ & \text{Digital Supply Load Regulation} & I_{\text{L}} = 0 \text{ to 1mA} \end{aligned}$		•	1.282	V
Shutdown Current (I_{SD}) $V_{EN} = 0V$ Digital Supply Voltage (V_{DD}) $I_{L} = 0$ Digital Supply Load Regulation $I_{L} = 0$ to 1mA				
Digital Supply Voltage (V_{DD}) $I_L = 0$ Digital Supply Load Regulation $I_L = 0$ to 1mA		1	2	mA
Digital Supply Load Regulation I _L = 0 to 1mA		0.5	5	μΑ
	2.82	3.0	3.18	V
Undervoltage Lockout Vos upper threshold (turn on threshold)		0.1		V
V _{DD} apport internal (turn on internal)		2.65		V
UVLO Hysteresis		100		mV
Enable/UVLO				
Enable Input Threshold	0.6	0.9	1.2	V
UVLO Threshold	1.4	1.5	1.6	V
Enable Input Current $V_{EN/UVLO} = 5V$		0.2	5	μА
Current Limit				
Current Limit Threshold Voltage V _{IN} – V _{CS} voltage to trip current limit	90	110	130	mV
Error Amplifier				
Error Amplifier Gain		20		V/V
Current Amplifier			•	
Current Amplifier Gain		3.0		V/V
Oscillator Section				
Oscillator Frequency (f _O)	360	400	440	kHz
Maximum Duty Cycle V _{FB} = 1.0V	100			%
Minimum On Time V _{FB} = 1.5V		165		ns
Frequency Foldback Threshold Measured on FB		0.3		V
Frequency Foldback Frequency				


Parameter	Condition	Min	Тур	Max	Units
Gate Drivers					
Rise/Fall Time	C _L = 3300pF		25		ns
Output Driver Impedance	Source, $V_{IN} = 12V$ Sink, $V_{IN} = 12V$ Source, $V_{IN} = 5V$ Sink, $V_{IN} = 5V$		2 2 3 3	6 6 7 7	Ω Ω Ω


- Note 1. Absolute maximum ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its operating ratings. The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J(Max)}$, the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A .
- $\textbf{Note 2.} \quad \text{The device is not guaranteed to function outside its operating rating.}$
- **Note 3.** Devices are ESD sensitive, handling precautions required. Human body model, $1.5k\Omega$ in series with 100pF.


Typical Characteristics
































Functional Diagram




Figure 1. MIC2194 Block Diagram

Functional Characteristics

Controller Overview and Functional Description

The MIC2194 is a BiCMOS, switched-mode, step down (buck) converter controller. It uses a P-channel MOSFET, which allows the controller to operate at 100% duty cycle and eliminates the need for a high side drive bootstrap circuit. Current mode control is used to achieve superior transient line and load regulation. An internal corrective ramp provides slope compensation for stable operation above a 50% duty cycle. The controller is optimized for high efficiency, high performance DC-DC converter applications.

Figure 1 is a block diagram of the MIC2194 configured as a buck converter. At the beginning of the switching cycle, the

OUTP pin pulls low and turns on the high-side P-channel MOSFET, Q1. Current flows from the input to the output through the current sense resistor, MOSFET and inductor. The current amplitude increases, controlled by the inductor. The voltage developed across the current sense resistor, R_{SENSE}, is amplified inside the MIC2194 and combined with an internal ramp for stability. This signal is compared to the output of the error amplifier. When the current signal equals the error voltage signal, the P-channel MOSFET is turned off. The inductor current flows through the diode, D1. At the beginning of the next switching cycle, the P-channel MOSFET is turned on which turns off the diode, D1.

The MIC2194 controller is broken down into several func-

- Control loop
 - PWM operation
 - · Current mode control
- Current limit
- · Reference, enable and UVLO
- · MOSFET gate drive
- Oscillator

Control Loop

PWM Control Loop

The MIC2194 uses current mode control to regulate the output voltage. This dual control loop method (illustrated in Figure 2) senses the output voltage (outer loop) and the inductor current (inner loop). It uses inductor current and output voltage to determine the duty cycle of the buck converter. Sampling the inductor current effectively removes the inductor from the control loop, which simplifies compensation




Figure 2. Current Mode Control Example

As shown in Figure 1, the inductor current is sensed by measuring the voltage across the resistor, R_{SENSE}. A ramp is added to the amplified current sense signal to provide slope compensation, which is required to prevent unstable operation at duty cycles greater than 50%.

A transconductance amplifier is used for the error amplifier, which compares an attenuated sample of the output voltage with a reference voltage. The output of the error amplifier is the compensation pin (COMP), which is compared to the current sense waveform in the PWM block. When the current signal becomes greater than the error signal, the comparator turns off the high side drive. The COMP pin provides access to the output of the error amplifier and allows the use of external components to stabilize the voltage loop.

Current Limit

The output current is detected by the voltage drop across the external current sense resistor (R_{SENSE} in Figure 1.). The current sense resistor must be sized using the minimum current limit threshold. The external components must be designed to withstand the maximum current limit. The current sense resistor value is calculated by the equation below:

$$R_{SENSE} = \frac{MIN_CURRENT_SENSE_THRESHOLD}{I_{OUT_MAX}}$$

The maximum output current is:

$$I_{OUT_MAX} = \frac{MAX_CURRENT_SENSE_THRESHOLD}{R_{SENSE}}$$

The current sense pins VIN (pin 8) and CSL (pin 4) are noise sensitive due to the low signal level, high input impedance and input ripple voltage. The PCB traces should be short and routed close to each other. A $0.1\mu F$ capacitor across the pins will attenuate high frequency switching noise.

When the peak inductor current exceeds the current limit threshold, the overcurrent comparator turns off the high-side MOSFET for the remainder of the switching cycle, effectively decreasing the duty cycle. The output voltage drops as additional load current is pulled from the converter. When the voltage at the feedback pin (FB) reaches approximately 0.3V, the circuit enters frequency foldback mode and the oscillator frequency will drop to 1/4 of the switching frequency. This limits the maximum output power delivered to the load under a short circuit condition.

Reference, Enable and UVLO Circuits

The output drivers are enabled when the following conditions are satisfied:

- The V_{DD} voltage (pin 5) is greater than its undervoltage threshold.
- The voltage on the enable pin (pin 3) is greater than the enable UVLO threshold.

The enable pin (pin 3) has two threshold levels, allowing the MIC2194 to shut down in a low current mode, or turn off output switching in standby mode. An enable pin voltage lower than the shutdown threshold turns off all the internal circuitry and places the MIC2194 in a micropower shutdown mode.

If the enable pin voltage is between the shutdown and standby thresholds, the internal bias, V_{DD} and reference voltages are turned on. The output drivers are inhibited from switching. The OUTP pin is in a high state. Raising the enable voltage above the standby threshold enables the output driver. The standby threshold is specified in the electrical characteristics. A resistor divider can be used with the enable pin to prevent the power supply from turning on until a specified input voltage is reached. The circuit in Figure 3 shows how to connect the resistors.




Figure 3. UVLO Circuitry

The line voltage turn on trip point is:

$$V_{INPUT_ENABLE} = V_{THRESHOLD} \times \frac{R2}{R1 + R2}$$

where:

V_{THRESHOLD} is the voltage level of the internal comparator reference, typically 1.5V.

The input voltage hysteresis is equal to:

$$V_{INPUT_HYST} = V_{HYST} \times \frac{R1 + R2}{R2}$$

where:

 $\rm V_{HYST}$ is the internal comparator hysteresis level, typically 140mV.

 $V_{\mbox{\footnotesize{INPUT_HYST}}}$ is the hysteresis at the input voltage The MIC2194 will be disabled when the input voltage drops back down to:

$$V_{INPUT_OFF} = V_{INPUT_ENABLE} - V_{INPUT_HYST} = (V_{THRESHOLD} - V_{HYST}) \times \frac{R2}{R1 + R2}$$

Either of 2 UVLO conditions will pull the soft start capacitor low:

- When the V_{DD} voltage drops below its undervoltage lockout level.
- When the enable pin drops below the its enable threshold

The internal bias circuit generates an internal 1.245V bandgap reference voltage for the voltage error amplifier and a 3V VDD voltage for the internal control circuitry. The VDD pin must be decoupled with a $1\mu F$ ceramic capacitor. The capacitor must be placed close to the VDD pin. The other end of the capacitor must be connected directly to the ground plane.

MOSFET Gate Drive

The MIC2194 is designed to drive a high-side P-channel MOSFET. The source pin of the P-channel MOSFET is connected to the input of the power supply. It is turned on when OUTP pulls the gate of the MOSFET low. The advantage of using a P-channel MOSFET is that it does not require a bootstrap circuit to boost the gate voltage higher than the input, as would be required for an N-channel MOSFET. The VIN pin (pin 8) supplies the drive voltage to the gate drive pin, OUTP.

MOSFET Selection

The P-channel MOSFET must have a $V_{\rm GS}$ threshold voltage equal to or lower than the input voltage when used in a buck converter topology. There is a limit to the maximum gate charge the MIC2194 will drive. MOSFETs with high gate charge will have slower turn-on and turn-off times. Slower transition times will cause higher power dissipation in the MOSFET due to higher switching transition losses.

The MOSFET gate charge is also limited by power dissipation in the MIC2194. The power dissipated by the gate drive circuitry is calculated below:

$$P_{GATE\ DRIVE} = Q_{GATE} \times V_{IN} \times f_{S}$$

where: Q_{GATE} is the total gate charge of both the N- and P-channel MOSFETs.

f_S is the switching frequency

V_{IN} is the gate drive voltage

The graph in Figure 4 shows the total gate charge that can be driven by the MIC2194 over the input voltage range, for different values of switching frequency.

Max Gate Charge




Figure 4. MIC2194 V_{IN} vs Max. Gate Charge

Oscillator

The internal oscillator is free running and requires no external components. The maximum duty cycle for both frequencies is 100%. This is another advantage of using a P-channel MOSFET for the high-side drive; it can be continuously turned on.

A frequency foldback mode is enabled if the voltage on the feedback pin (pin 2) is less than 0.3V. In frequency foldback, the oscillator frequency is reduced by approximately a factor of 4. Frequency foldback is used to limit the energy delivered to the output during a short circuit fault condition.

Voltage Setting Components

The MIC2194 requires two resistors to set the output voltage as shown in Figure 5.




Figure 5

The output voltage is determined by:

$$V_{OUT} = V_{REF} \times 1 + \frac{R1}{R2}$$

Where: V_{REF} for the MIC2194 is typically 1.245V.

Lower values of R1 are preferred to prevent noise from appearing on the FB pin. A typically recommended value is $10k\Omega$. If R1 is too small in value it will decrease the efficiency of the power supply, especially at low output loads.

Once R1 is selected, R2 can be calculated with the following formula:

$$R2 = \frac{V_{REF} \times R1}{V_{OUT} - V_{REF}}$$

Efficiency Considerations

Efficiency is the ratio of output power to input power. The difference is dissipated as heat in the buck converter. Under light output load, the significant contributors are:

- The V_{IN} supply current, which includes the current required to switch the external MOSFET.
- · Core losses in the output inductor.

To maximize efficiency at light loads:

- Use a low gate charge MOSFET or use the smallest MOSFET, which is still adequate for maximum output current.
- Use a ferrite material for the inductor core, which has less core loss than an MPP or iron power core.


Under heavy output loads the significant contributors to power loss are (in approximate order of magnitude):

- Resistive on time losses in the MOSFET
- Switching transition losses in the MOSFET
- · Inductor resistive losses
- Current sense resistor losses
- Input capacitor resistive losses (due to the capacitors ESR)

To minimize power loss under heavy loads:

- Use low on-resistance MOSFETs. Use low threshold logic level MOSFETs when the input voltage is below 5V. Multiplying the gate charge by the on-resistance gives a figure of merit, providing a good balance between low load and high load efficiency.
- Slow transition times and oscillations on the voltage and current waveforms dissipate more power during the turn on and turn off of the MOSFET. A clean layout will minimize parasitic inductance and capacitance in the gate drive and high current paths. This will allow the fastest transition times and waveforms without oscillations. Low gate charge MOSFETs will transition faster than those with higher gate charge requirements.
- For the same size inductor, a lower value will have fewer turns and therefore, lower winding resistance. However, using too small of a value will require more output capacitors to filter the output ripple, which will force a smaller bandwidth, slower transient response and possible instability under certain conditions.
- Lowering the current sense resistor value will decrease the power dissipated in the resistor. However, it will also increase the overcurrent limit and will require larger MOSFETs and inductor components.
- Use low ESR input capacitors to minimize the power dissipated in the capacitors ESR.

Package Information



8-Pin SOP (M)

MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use.

Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.