#### • Input/Output

- Up to 37 GPIOs including one output-only pin
- One 8-bit keyboard interrupt module (KBI)
- Two true open-drain output pins
- Four, ultra-high current sink pins supporting 20 mA source/sink current

#### · Package options

- 44-pin LQFP
- 32-pin LQFP
- 20-pin SOIC; 20-pin TSSOP
- 16-pin TSSOP


2 NXP Semiconductors

# **Table of Contents**

1	MC	U block diagram	4		6.2.2 Debug trace timing specifications	18
2	Orde	erable part numbers	5		6.2.3 FTM module timing	19
3	Part	identification	6		6.3 Thermal specifications	20
	3.1	Description	6		6.3.1 Thermal characteristics	20
	3.2	Format	6	7	Peripheral operating requirements and behaviors	21
	3.3	Fields	6		7.1 External oscillator (XOSC) and ICS characteristics	21
	3.4	Example	6		7.2 NVM specifications	23
4	Para	meter Classification.	7		7.3 Analog	24
5	Rati	ngs	7		7.3.1 ADC characteristics	24
	5.1	Thermal handling ratings	7		7.3.2 Analog comparator (ACMP) electricals	27
	5.2	Moisture handling ratings	7		7.4 Communication interfaces	27
	5.3	ESD handling ratings	8		7.4.1 SPI switching specifications	27
	5.4	Voltage and current operating ratings	8		7.5 Human-machine interfaces (HMI)	31
6	Gen	eral	9		7.5.1 TSI electrical specifications	31
	6.1	Nonswitching electrical specifications	9	8	Dimensions	31
		6.1.1 DC characteristics	9		8.1 Obtaining package dimensions	31
		6.1.2 Supply current characteristics	15	9	Pinout	32
		6.1.3 EMC performance	17		9.1 Signal multiplexing and pin assignments	32
	6.2	Switching specifications	17		9.2 Device pin assignment	34
		6.2.1 Control timing	17	10	0 Revision history	36

## 1 MCU block diagram

The block diagram below shows the structure of the MCUs.



- 1. PTA2 and PTA3 operate as true-open drain when working as output.
- 2. PTA4/ACMPO/BKGD/MS is an output-only pin when used as port pin.
- 3. PTD0, PTD1, PTB4 and PTB5 can provide high sink/source current drive.
- 4. The secondary power pair of  $V_{DD}$  and  $V_{SS}$  (pin 11, 27 and 28 in 44-pin package) are not bonded in 32-pin, 20-pin or 16-pin packages.

Figure 1. MCU block diagram

# 2 Orderable part numbers

The following table summarizes the part numbers of the devices covered by this document.

**Table 1. Ordering information** 

Feature		M	C9S08PT16	(A)		MC9S08PT8(A)					
Part Number	VLD	VLC	VWJ	VTJ	VTG	VLD	VLC	VWJ	VTJ	VTG	
Max. frequency (MHz)	20	20	20	20	20	20	20	20	20	20	
Flash memory (KB)	16	16	16	16	16	8	8	8	8	8	
RAM (KB)	2	2	2	2	2	2	2	2	2	2	
EEPROM (B)	256	256	256	256	256	256	256	256	256	256	
12-bit ADC	12ch	12ch	10ch	10ch	6ch	12ch	12ch	10ch	10ch	6ch	
16-bit FlexTimer	6ch+2ch	6ch+2ch	6ch+2ch	6ch+2ch	2ch+2ch	6ch+2ch	6ch+2ch	6ch+2ch	6ch+2ch	2ch+2ch	
8-bit Modulo timer	1	1	1	1	1	1	1	1	1	1	
ACMP	1	1	1	1	1	1	1	1	1	1	
RTC	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	
8-bit SPI	1	1	1	1	1	1	1	1	1	1	
I2C	1	1	1	1	1	1	1	1	1	1	
SCI (LIN Capable)	2	2	1	1	1	2	2	1	1	1	
Watchdog	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	
CRC	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	
20mA high-drive pins	4	4	2	2	2	4	4	2	2	2	
TSI channels	16	16	8	8	4	16	16	8	8	4	
KBI pins	8	8	8	8	8	8	8	8	8	8	
GPIO	37	28	18	18	14	37	28	18	18	14	
Package	44-LQFP	32-LQFP	20-SOIC	20- TSSOP	16- TSSOP	44-LQFP	32-LQFP	20-SOIC	20- TSSOP	16- TSSOP	

#### 3 Part identification

## 3.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 3.2 Format

Part numbers for this device have the following format:

MC 9 S08 PT AA (V) B CC

#### 3.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
MC	Qualification status	MC = fully qualified, general market flow
9	Memory	• 9 = flash based
S08	Core	• S08 = 8-bit CPU
PT	Device family	• PT
AA	Approximate flash size in KB	• 16 = 16 KB • 8 = 8 KB
(V)	Mask set version	<ul> <li>(blank) = Any version</li> <li>A = Rev. 2 or later version, this is recommended for new design</li> </ul>
В	Operating temperature range (°C)	• V = -40 to 105
CC	Package designator	<ul> <li>LD = 44-LQFP</li> <li>LC = 32-LQFP</li> <li>TJ = 20-TSSOP</li> <li>WJ = 20-SOIC</li> <li>TG = 16-TSSOP</li> </ul>

#### 3.4 Example

This is an example part number:

#### 4 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 2. Parameter Classifications** 

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

#### **NOTE**

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 5 Ratings

### 5.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>–</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

<sup>1.</sup> Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

# 5.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

<sup>2.</sup> Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

#### 5.3 **ESD** handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	

- 1. Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

#### Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Supply voltage	-0.3	6.0	V
I <sub>DD</sub>	Maximum current into V <sub>DD</sub>	_	120	mA
V <sub>DIO</sub>	Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3)	-0.3	V <sub>DD</sub> + 0.3	٧
	Digital input voltage (true open drain pin PTA2 and PTA3)	-0.3	6	V
V <sub>AIO</sub>	Analog <sup>1</sup> , RESET, EXTAL, and XTAL input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	<del>-</del> 25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

<sup>1.</sup> All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>. PTA2 and PTA3 is only clamped to V<sub>SS</sub>.

### 6 General

# 6.1 Nonswitching electrical specifications

#### 6.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 3. DC characteristics

Symbol	С		Descriptions		Min	Typical <sup>1</sup>	Max	Unit
_	_	Oper	ating voltage	_	2.7	_	5.5	٧
V <sub>OH</sub>	С	Output high voltage	All I/O pins, standard- drive strength	5 V, I <sub>load</sub> = -5 mA	V <sub>DD</sub> - 0.8	_	_	V
	С			3 V, I <sub>load</sub> = -2.5 mA	V <sub>DD</sub> - 0.8	_	_	V
	С		High current drive pins, high-drive	5 V, I <sub>load</sub> = -20 mA	V <sub>DD</sub> - 0.8	_	_	V
	С		strength <sup>2</sup>	3 V, I <sub>load</sub> = -10 mA	V <sub>DD</sub> - 0.8	_	_	V
I <sub>OHT</sub>	D	Output high	Max total I <sub>OH</sub> for all	5 V	_	_	-100	mA
		current	ports	3 V	_	_	-50	
V <sub>OL</sub>	С	Output low voltage	All I/O pins, standard- drive strength	5 V, I <sub>load</sub> = 5 mA	_	_	0.8	V
	С			3 V, I <sub>load</sub> = 2.5 mA	_	_	0.8	V
	С		High current drive pins, high-drive	5 V, I <sub>load</sub> =20 mA	_	_	0.8	V
	С		strength <sup>2</sup>	3 V, I <sub>load</sub> = 10 mA	_	_	0.8	V
I <sub>OLT</sub>	D	Output low	Max total I <sub>OL</sub> for all	5 V	_	_	100	mA
		current	ports	3 V	_	_	50	
V <sub>IH</sub>	Р	Input high	All digital inputs	V <sub>DD</sub> >4.5V	$0.70 \times V_{DD}$	_	_	V
	С	voltage		V <sub>DD</sub> >2.7V	$0.75 \times V_{DD}$	_	_	
V <sub>IL</sub>	Р	Input low	All digital inputs	V <sub>DD</sub> >4.5V	_	_	$0.30 \times V_{DD}$	V
	С	voltage		V <sub>DD</sub> >2.7V	_	_	$0.35 \times V_{DD}$	1
V <sub>hys</sub>	С	Input hysteresis	All digital inputs	_	$0.06 \times V_{DD}$	_	_	mV
II <sub>In</sub> I	Р	Input leakage current	All input only pins (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	_	0.1	1	μA

Table 3. DC characteristics (continued)

Symbol	С		Descriptions		Min	Typical <sup>1</sup>	Max	Unit
ll <sub>OZ</sub> l	Р	Hi-Z (off- state) leakage current	All input/output (per pin)	$V_{IN} = V_{DD}$ or $V_{SS}$	_	0.1	1	μА
ll <sub>OZTOT</sub> l	С	Total leakage combined for all inputs and Hi-Z pins	combined for Ill inputs and		_	_	2	μА
R <sub>PU</sub>	Р	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0	_	50.0	kΩ
R <sub>PU</sub> <sup>3</sup>	Р	Pullup resistors	PTA2 and PTA3 pin	_	30.0	_	60.0	kΩ
I <sub>IC</sub>	D	DC injection	Single pin limit	$V_{IN} < V_{SS}$	-0.2	_	2	mA
		current <sup>4, 5, 6</sup>	Total MCU limit, includes sum of all stressed pins	$V_{IN} > V_{DD}$	-5	_	25	
C <sub>In</sub>	С	Input capacitance, all pins		_	_	_	7	pF
V <sub>RAM</sub>	С	RAM re	etention voltage	_	2.0	_	_	V

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. Only PTB4, PTB5, PTD0, PTD1 support ultra high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.
- 5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
- 6. Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If the positive injection current ( $V_{In} > V_{DD}$ ) is higher than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure that external  $V_{DD}$  load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).


Table 4. LVD and POR Specification

Symbol	С	Desci	ription	Min	Тур	Max	Unit
V <sub>POR</sub>	D	POR re-arn	POR re-arm voltage <sup>1, 2</sup>		1.75	2.0	V
V <sub>LVDH</sub>	С	threshold - high	Falling low-voltage detect reshold - high range (LVDV = 1) <sup>3</sup>		4.3	4.4	V
V <sub>LVW1H</sub>	С	Falling low- voltage	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V <sub>LVW2H</sub>	С	warning threshold - high range	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V <sub>LVW3H</sub>	С	mgn range	Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V <sub>LVW4H</sub>	С		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V

Table 4. LVD and POR Specification (continued)


Symbol	С	Descr	iption	Min	Тур	Max	Unit
V <sub>HYSH</sub>	С	"	High range low-voltage detect/warning hysteresis		100	_	mV
V <sub>LVDL</sub>	С	threshold - low	Falling low-voltage detect reshold - low range (LVDV = 0)		2.61	2.66	V
V <sub>LVDW1L</sub>	С	Falling low- voltage	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V <sub>LVDW2L</sub>	С	warning threshold - low range	Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V <sub>LVDW3L</sub>	С	low range	Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
V <sub>LVDW4L</sub>	С		Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
V <sub>HYSDL</sub>	С	_	w range low-voltage detect hysteresis		40	_	mV
V <sub>HYSWL</sub>	С	Low range I warning h		_	80	_	mV
V <sub>BG</sub>	Р	Buffered band	dgap output 4	1.14	1.16	1.18	V

- 1. Maximum is highest voltage that POR is guaranteed.
- 2. POR ramp time must be longer than 20us/V to get a stable startup.
- 3. Rising thresholds are falling threshold + hysteresis.
- 4. Voltage factory trimmed at  $V_{DD}$  = 5.0 V, Temp = 25 °C




 $I_{OH}(mA)$ 

Figure 2. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (standard drive strength) ( $V_{DD}$  = 5 V)




I<sub>OH</sub>(mA)

Figure 3. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (standard drive strength) ( $V_{DD}$  = 3 V)




 $I_{OH}(mA)$ 

Figure 4. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (high drive strength) ( $V_{DD} = 5$  V)




I<sub>OH</sub>(mA)

Figure 5. Typical  $I_{OH}$  Vs.  $V_{DD}$ - $V_{OH}$  (high drive strength) ( $V_{DD}$  = 3 V)




 $I_{OL}(mA)$ 

Figure 6. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 5 \text{ V}$ )



I<sub>OL</sub>(mA)


Figure 7. Typical  $I_{OL}$  Vs.  $V_{OL}$  (standard drive strength) ( $V_{DD} = 3 \text{ V}$ )



 $I_{OL}(mA)$ 

Figure 8. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 5$  V)

14 NXP Semiconductors



 $I_{OL}(mA)$ 

Figure 9. Typical  $I_{OL}$  Vs.  $V_{OL}$  (high drive strength) ( $V_{DD} = 3 \text{ V}$ )

#### 6.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Table 5. Supply current characteristics

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
1	С	Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	7.60	_	mA	-40 to 105 °C
	С	mode, all modules on; run from flash		10 MHz		4.65	_		
		ITOTT HASTI		1 MHz		1.90	_		
	С			20 MHz	3	7.05	_		
	С			10 MHz		4.40	_		
				1 MHz		1.85	_		
2	С	Run supply current FEI	RI <sub>DD</sub>	20 MHz	5	5.88	_	mA	-40 to 105 °C
	С	mode, all modules off & gated; run from flash		10 MHz		3.70	_		
		gated, full from hasir		1 MHz		1.85	_		
	С			20 MHz	3	5.35	_		
	С			10 MHz		3.42	_		
				1 MHz		1.80	_		
3	Р	Run supply current FBE mode, all modules on; run from RAM	RI <sub>DD</sub>	20 MHz	5	10.9	14.0	mA	-40 to 105 °C
	С			10 MHz		6.10			
				1 MHz		1.69	_		

Table continues on the next page...

#### Nonswitching electrical specifications

Table 5. Supply current characteristics (continued)

Num	С	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
	С			20 MHz	3	8.18	_		
				10 MHz		5.14	_	1	
				1 MHz		1.44	_		
4	Р	Run supply current FBE	RI <sub>DD</sub>	20 MHz	5	8.50	13.0	mA	-40 to 105 °C
	С	mode, all modules off & gated; run from RAM		10 MHz		5.07	_		
		gated, full from HAW		1 MHz		1.59	_		
	С			20 MHz	3	6.11	_		
				10 MHz		4.10	_		
				1 MHz		1.34	_		
5	С	Wait mode current FEI	WI <sub>DD</sub>	20 MHz	5	5.95	_	mA	-40 to 105 °C
		mode, all modules on		10 MHz		3.50	_		
				1 MHz		1.24	_		
	С			20 MHz	3	5.45	_		
				10 MHz		3.25	_		
				1 MHz		1.20	_		
6	С	Stop3 mode supply	S3I <sub>DD</sub>	_	5	1.35	_	μΑ	-40 to 105 °C
	С	current no clocks active (except 1kHz LPO clock) <sup>2, 3</sup>		_	3	1.3	_		-40 to 105 °C
7	С	ADC adder to stop3	_	_	5	40	_	μΑ	-40 to 105 °C
	С	ADLPC = 1			3	39	_		
		ADLSMP = 1							
		ADCO = 1							
		MODE = 10B							
		ADICLK = 11B							
8	С	TSI adder to stop3 <sup>4</sup>	_	_	5	121	_	μA	-40 to 105 °C
	С	PS = 010B			3	120	_	1	
		NSCN = 0x0F							
		EXTCHRG = 0							
		REFCHRG = 0							
		DVOLT = 01B							
9	С	LVD adder to stop3 <sup>5</sup>	_		5	128	_	μA	-40 to 105 °C
	C				3	124	_	- μ/ ι	13 10 103 0
						147			

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. RTC adder cause <1 μA I<sub>DD</sub> increase typically, RTC clock source is 1kHz LPO clock.
- 3. ACMP adder cause <10  $\mu$ A I<sub>DD</sub> increase typically.
- 4. The current varies with TSI configuration and capacity of touch electrode. Please refer to TSI electrical specifications.
- 5. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

#### 6.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult NXP applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

# 6.1.3.1 EMC radiated emissions operating behaviors Table 6. EMC radiated emissions operating behaviors for 44-pin LQFP package

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	8	dΒμV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	8	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	8	dΒμV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500-1000	5	dΒμV	
V <sub>RE_IEC</sub>	IEC level	0.15-1000	N	_	2, 3

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150
  kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits Measurement of
  Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband
  TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported
  emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the
  measured orientations in each frequency range.
- 2.  $V_{DD} = 5.0 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{OSC} = 10 \text{ MHz}$  (crystal),  $f_{SYS} = 20 \text{ MHz}$ ,  $f_{BUS} = 20 \text{ MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

#### 6.2 Switching specifications

#### 6.2.1 Control timing

Table 7. Control timing

Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	Р	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )	f <sub>Bus</sub>	DC	_	20	MHz
2	С	Internal low power oscillator frequency	f <sub>LPO</sub>	_	1.0	_	KHz
3	D	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	1.5 ×	_	_	ns
				t <sub>cyc</sub>			
4	D	Reset low drive	t <sub>rstdrv</sub>	$34 \times t_{cyc}$	_	_	ns

Table continues on the next page...

MC9S08PT16 Series Data Sheet, Rev. 4, 03/2020

**NXP Semiconductors** 

Table 7. Control timing (continued)

Num	С	Rating	I	Symbol	Min	Typical <sup>1</sup>	Max	Unit
5	D	BKGD/MS setup time after debug force reset to enter u		t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after is debug force reset to enter u	t <sub>MSH</sub>	100	_	_	ns	
7	D	IRQ pulse width	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100	_	_	ns
	D		Synchronous path <sup>4</sup>	t <sub>IHIL</sub>	$1.5 \times t_{cyc}$	_	_	ns
8	D	Keyboard interrupt pulse width	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100		_	ns
	D		Synchronous path	t <sub>IHIL</sub>	$1.5 \times t_{cyc}$	_	_	ns
9	С	Port rise and fall time -	_	t <sub>Rise</sub>	_	10.2	_	ns
	С	standard drive strength (load = 50 pF) <sup>5</sup>		t <sub>Fall</sub>	_	9.5	_	ns
	С	Port rise and fall time -	_	t <sub>Rise</sub>	_	5.4	_	ns
	С	high drive strength (load = 50 pF) <sup>5</sup>		t <sub>Fall</sub>	_	4.6	_	ns

- 1. Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- 3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .
- 4. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 5. Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels, across operating temperature range.




Figure 11. IRQ/KBIPx timing

## 6.2.2 Debug trace timing specifications

Table 8. Debug trace operating behaviors

	Symbol	Description	Min.	Max.	Unit
Γ	t <sub>cyc</sub>	Clock period	Frequency dependent		MHz

Table 8. Debug trace operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit
t <sub>wl</sub>	Low pulse width	2	_	ns
t <sub>wh</sub>	High pulse width	2	_	ns
t <sub>r</sub>	Clock and data rise time	_	3	ns
t <sub>f</sub>	Clock and data fall time	_	3	ns
t <sub>s</sub>	Data setup	3	_	ns
t <sub>h</sub>	Data hold	2	_	ns




Figure 12. TRACE\_CLKOUT specifications




Figure 13. Trace data specifications

#### 6.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 9. FTM input timing

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
2	D	External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>

Table 9. FTM input timing (continued)

No.	С	Function	Symbol	Min	Max	Unit
4	D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>




Figure 14. Timer external clock




Figure 15. Timer input capture pulse

#### 6.3 Thermal specifications

#### 6.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Table 10. Thermal characteristics

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T <sub>A</sub> <sup>1</sup>	T <sub>L</sub> to T <sub>H</sub> -40 to 105	°C

Table 10. Thermal characteristics (continued)

Rating	Symbol	Value	Unit
Junction temperature range	T <sub>J</sub>	-40 to 125	°C
	Thermal resistance	e single-layer board	
44-pin LQFP	R <sub>0JA</sub>	76	°C/W
32-pin LQFP	$R_{\theta JA}$	88	°C/W
20-pin SOIC	R <sub>0JA</sub>	82	°C/W
20-pin TSSOP	$R_{\theta JA}$	116	°C/W
16-pin TSSOP	R <sub>0JA</sub>	130	°C/W
	Thermal resistance	e four-layer board	
44-pin LQFP	$R_{\theta JA}$	54	°C/W
32-pin LQFP	$R_{\theta JA}$	59	°C/W
20-pin SOIC	$R_{\theta JA}$	54	°C/W
20-pin TSSOP	$R_{\theta JA}$	76	°C/W
16-pin TSSOP	$R_{\theta JA}$	87	°C/W

<sup>1.</sup> Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed the maximum. The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\theta JA} x$  chip power dissipation.

# 7 Peripheral operating requirements and behaviors

# 7.1 External oscillator (XOSC) and ICS characteristics

Table 11. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient)

Num	С	C	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	С	Oscillator	Low range (RANGE = 0)	f <sub>lo</sub>	31.25	32.768	39.0625	kHz
	C resonator	crystal or resonator	High range (RANGE = 1) FEE or FBE mode <sup>2</sup>	f <sub>hi</sub>	4	_	20	MHz
		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f <sub>hi</sub>	4	_	20	MHz	
С	С		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f <sub>hi</sub>	4	_	20	MHz
2	D	Lo	oad capacitors	C1, C2		See Note <sup>3</sup>		
3	D	Feedback resistor	Low Frequency, Low-Power Mode <sup>4</sup>	R <sub>F</sub>	_	_	_	ΜΩ
			Low Frequency, High-Gain Mode			10	_	ΜΩ
			High Frequency, Low- Power Mode		_	1	_	ΜΩ

Table continues on the next page...

MC9S08PT16 Series Data Sheet, Rev. 4, 03/2020

**NXP Semiconductors** 

Peripheral operating requirements and behaviors

Table 11. XOSC and ICS specifications (temperature range = -40 to 105 °C ambient) (continued)

Num	С	С	haracteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
			High Frequency, High-Gain Mode		_	1	_	ΜΩ
4	D	Series resistor -	Low-Power Mode <sup>4</sup>	$R_S$	_	_	_	kΩ
		Low Frequency	High-Gain Mode		_	200	_	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode <sup>4</sup>	R <sub>S</sub>	_	_	_	kΩ
	D	Series resistor -	4 MHz		_	0	_	kΩ
	D	High Frequency,	8 MHz		_	0	_	kΩ
	D	High-Gain Mode	16 MHz		_	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t <sub>CSTL</sub>	_	1000	_	ms
	С	time Low range = 32.768 kHz	Low range, high power		_	800	_	ms
	С	crystal; High	High range, low power	t <sub>CSTH</sub>	_	3		ms
	С	range = 20 MHz crystal <sup>5</sup> , <sup>6</sup>	High range, high power		_	1.5	_	ms
7	Т	Internal re	eference start-up time	t <sub>IRST</sub>	_	20	50	μs
8	D	Square wave	FEE or FBE mode <sup>2</sup>	f <sub>extal</sub>	0.03125	_	5	MHz
	D	input clock frequency	FBELP mode		0	_	20	MHz
9	Р	Average inter	nal reference frequency - trimmed	f <sub>int_t</sub>	_	31.25	_	kHz
10	Р	DCO output fr	equency range - trimmed	f <sub>dco_t</sub>	16	_	20	MHz
11	Р	Total deviation of DCO output	Over full voltage and temperature range	$\Delta f_{dco\_t}$	_	_	±2.0	%f <sub>dco</sub>
	1 (. )	from trimmed frequency <sup>5</sup>	Over fixed voltage and temperature range of 0 to 70 °C				±1.0	
12	С	FLL a	cquisition time <sup>5</sup> , <sup>7</sup>	t <sub>Acquire</sub>	_	_	2	ms
13	С		tter of DCO output clock d over 2 ms interval) <sup>8</sup>	C <sub>Jitter</sub>		0.02	0.2	%f <sub>dco</sub>

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- 3. See crystal or resonator manufacturer's recommendation.
- 4. Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 5. This parameter is characterized and not tested on each device.
- 6. Proper PC board layout procedures must be followed to achieve specifications.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 16. Typical crystal or resonator circuit

# 7.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage for program/erase across the operating temperature range	V <sub>prog/erase</sub>	2.7	_	5.5	V
D	Supply voltage for read operation	V <sub>Read</sub>	2.7	_	5.5	V
D	NVM Bus frequency	f <sub>NVMBUS</sub>	1	_	20	MHz
D	NVM operating frequency	f <sub>NVMOP</sub>	0.8	1.0	1.05	MHz
С	FLASH Program/erase endurance $T_L$ to $T_H$ in the operating temperature range	n <sub>FLPE</sub>	10 k	100 k	_	Cycles
С	EEPROM Program/erase endurance T <sub>L</sub> to T <sub>H</sub> in the operating temperature range	n <sub>FLPE</sub>	50 k	500 k	_	Cycles
С	Data retention at an average junction temperature of T <sub>Javg</sub> = 85°C after up to 10,000 program/erase cycles	t <sub>D_ret</sub>	15	100	_	years

Table 12. Flash clock characteristics

All timing parameters are a function of the bus clock frequency,  $F_{NVMBUS}$ . All program and erase times are also a function of the NVM operating frequency,  $f_{NVMOP}$ .

Each command timing is given by:

 $t_{command} = f_{NVMOP} \text{ cycle} \times 1/f_{NVMOP} + f_{NVMBUS} \text{ cycle} \times 1/f_{NVMBUS}$ 

. . .

Table 13. Flash timing characteristics

С	Characteristic	Symbol	f <sub>NVMOP</sub> cycle	f <sub>NVMBUS</sub> cycle
D	Erase Verify All Blocks	t <sub>VFYALL</sub>	_	5050
D	Erase Verify Flash Block	t <sub>RD1BLK</sub>	_	4631
D	Erase Verify EEPROM Block	t <sub>RD1BLK</sub>	_	810
D	Erase Verify Flash Section	t <sub>RD1SEC</sub>	_	494
D	Erase Verify EEPROM Section	t <sub>DRD1SEC</sub>	_	555
D	Read Once	t <sub>RDONCE</sub>	_	450
D	Program Flash (2 word)	t <sub>PGM2</sub>	68	1407
D	Program Flash (4 word)	t <sub>PGM4</sub>	122	2138
D	Program Once	t <sub>PGMONCE</sub>	122	2090
D	Program EEPROM (1 Byte)	t <sub>DPGM1</sub>	47	1371
D	Program EEPROM (2 Byte)	t <sub>DPGM2</sub>	94	2120
D	Program EEPROM (3 Byte)	t <sub>DPGM3</sub>	141	2869
D	Program EEPROM (4 Byte)	t <sub>DPGM4</sub>	188	3618
D	Erase All Blocks	t <sub>ERSALL</sub>	100066	5455
D	Erase Flash Block	t <sub>ERSBLK</sub>	100060	4954
D	Erase Flash Sector	t <sub>ERSPG</sub>	20015	878
D	Erase EEPROM Sector	t <sub>DERSPG</sub>	5015	756
D	Unsecure Flash	t <sub>UNSECU</sub>	100066	5442
D	Verify Backdoor Access Key	t <sub>VFYKEY</sub>	_	464
D	Set User Margin Level	t <sub>MLOADU</sub>	_	413

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

#### 7.3 Analog

# 7.3.1 ADC characteristics

Table 14. 5 V 12-bit ADC operating conditions

Characteri stic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply	Absolute	$V_{DDA}$	2.7	_	5.5	V	_
voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDAD</sub> )	$\Delta V_{DDA}$	-100	0	+100	mV	
Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> -V <sub>SSA</sub> ) <sup>2</sup>	ΔV <sub>SSA</sub>	-100	0	+100	mV	

Table 14. 5 V 12-bit ADC operating conditions (continued)

Characteri stic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
Input capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF	
Input resistance		R <sub>ADIN</sub>	_	3	5	kΩ	_
Analog source	12-bit mode • f <sub>ADCK</sub> > 4 MHz	R <sub>AS</sub>	_	_	2	kΩ	External to MCU
resistance	• f <sub>ADCK</sub> < 4 MHz		_	_	5	-	
	10-bit mode • f <sub>ADCK</sub> > 4 MHz		_	_	5		
	• f <sub>ADCK</sub> < 4 MHz		_	_	10		
	8-bit mode		_	_	10		
	(all valid f <sub>ADCK</sub> )						
ADC	High speed (ADLPC=0)	f <sub>ADCK</sub>	0.4	_	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)		0.4	_	4.0		

- 1. Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK} = 1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. DC potential difference.




Figure 17. ADC input impedance equivalency diagram

Table 15. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
Supply current		Т	I <sub>DDA</sub>	_	133	_	μA
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	218	_	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	327	_	μΑ
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDAD</sub>	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I <sub>DDA</sub>	_	0.011	1	μA
ADC asynchronous	High speed (ADLPC	Р	f <sub>ADACK</sub>	2	3.3	5	MHz
clock source	= 0)						_
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t <sub>ADC</sub>	_	20	_	ADCK cycles
time)	Long sample (ADLSMP = 1)			_	40	_	
Sample time	Short sample (ADLSMP = 0)	Т	t <sub>ADS</sub>	_	3.5	_	ADCK cycles
	Long sample (ADLSMP = 1)			_	23.5	_	
Total unadjusted	12-bit mode	Т	E <sub>TUE</sub>	_	±5.0	_	LSB <sup>3</sup>
Error <sup>2</sup>	10-bit mode	Р		_	±1.5	±2.0	1
	8-bit mode	Р		_	±0.7	±1.0	1
Differential Non-	12-bit mode	Т	DNL	_	±1.0	_	LSB <sup>3</sup>
Linearity	10-bit mode <sup>4</sup>	Р		_	±0.25	±0.5	
	8-bit mode <sup>4</sup>	Р		_	±0.15	±0.25	
Integral Non-Linearity	12-bit mode	Т	INL	_	±1.0	_	LSB <sup>3</sup>
	10-bit mode	Т		_	±0.3	±0.5	†
	8-bit mode	Т		_	±0.15	±0.25	
Zero-scale error <sup>5</sup>	12-bit mode	С	E <sub>ZS</sub>	_	±2.0	_	LSB <sup>3</sup>
	10-bit mode	Р		_	±0.25	±1.0	

Table 15. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit
	8-bit mode	Р		_	±0.65	±1.0	
Full-scale error <sup>6</sup>	12-bit mode	Т	E <sub>FS</sub>	_	±2.5	_	LSB <sup>3</sup>
	10-bit mode	Т		_	±0.5	±1.0	
	8-bit mode	Т		_	±0.5	±1.0	
Quantization error	≤12 bit modes	D	EQ	_	_	±0.5	LSB <sup>3</sup>
Input leakage error <sup>7</sup>	all modes	D	E <sub>IL</sub>		I <sub>In</sub> * R <sub>AS</sub>		mV
Temp sensor slope	-40°C– 25°C	D	m	_	3.266	_	mV/°C
	25°C- 125°C			_	3.638	_	
Temp sensor voltage	25°C	D	V <sub>TEMP25</sub>	_	1.396	_	V

- 1. Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25°C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. Includes quantization.
- 3. 1 LSB =  $(\dot{V}_{REFH} V_{REFL})/2^N$
- 4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 5.  $V_{ADIN} = V_{SSA}$
- 6.  $V_{ADIN} = V_{DDA}$
- 7. I<sub>In</sub> = leakage current (refer to DC characteristics)

#### 7.3.2 **Analog comparator (ACMP) electricals**

Table 16. Comparator electrical specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	$V_{DDA}$	2.7	_	5.5	V
Т	Supply current (Operation mode)	I <sub>DDA</sub>	_	10	20	μΑ
D	Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> - 0.3	_	$V_{DDA}$	V
Р	Analog input offset voltage	$V_{AIO}$	_	_	40	mV
С	Analog comparator hysteresis (HYST=0)	V <sub>H</sub>	_	15	20	mV
С	Analog comparator hysteresis (HYST=1)	V <sub>H</sub>	_	20	30	mV
Т	Supply current (Off mode)	I <sub>DDAOFF</sub>	_	60	_	nA
С	Propagation Delay	t <sub>D</sub>	_	0.4	1	μs

#### 7.4 Communication interfaces

27

Downloaded from Arrow.com.


Peripheral operating requirements and behaviors

#### 7.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless noted, and 100 pF load on all SPI pins. All timing assumes high drive strength is enabled for SPI output pins.


Table 17. SPI master mode timing

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	f <sub>Bus</sub> /2048	f <sub>Bus</sub> /2	Hz	f <sub>Bus</sub> is the bus clock
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>Bus</sub>	2048 x t <sub>Bus</sub>	ns	t <sub>Bus</sub> = 1/f <sub>Bus</sub>
3	t <sub>Lead</sub>	Enable lead time	1/2	_	t <sub>SPSCK</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	1024 x t <sub>Bus</sub>	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	15	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	0	_	ns	_
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	_
9	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
10	t <sub>RI</sub>	Rise time input	_	t <sub>Bus</sub> - 25	ns	_
	t <sub>Fl</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				



- 1. If configured as an output.
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=0)



- 1.If configured as output
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 19. SPI master mode timing (CPHA=1)

Table 18. SPI slave mode timing

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	0	f <sub>Bus</sub> /4	Hz	f <sub>Bus</sub> is the bus clock as defined in .
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>Bus</sub>		ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>Bus</sub>	

Table 18. SPI slave mode timing (continued)

Nu	Symbol	Description	Min.	Max.	Unit	Comment
m.						
4	$t_{Lag}$	Enable lag time	1	_	t <sub>Bus</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	15	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	25	_	ns	_
8	t <sub>a</sub>	Slave access time	_	t <sub>Bus</sub>	ns	Time to data active from high-impedance state
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>Bus</sub>	ns	Hold time to high- impedance state
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>Bus</sub> - 25	ns	_
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				




Figure 20. SPI slave mode timing (CPHA = 0)

31




Figure 21. SPI slave mode timing (CPHA=1)

# 7.5 Human-machine interfaces (HMI)

#### 7.5.1 TSI electrical specifications

Table 19. TSI electrical specifications

Symbol	Description	Min.	Туре	Max	Unit
TSI_RUNF	Fixed power consumption in run mode	_	100	_	μA
TSI_RUNV	Variable power consumption in run mode (depends on oscillator's current selection)	1.0	_	128	μА
TSI_EN	Power consumption in enable mode	_	100	_	μA
TSI_DIS	Power consumption in disable mode	_	1.2	_	μA
TSI_TEN	TSI analog enable time	_	66	_	μs
TSI_CREF	TSI reference capacitor	_	1.0	_	pF
TSI_DVOLT	Voltage variation of VP & VM around nominal values	-10	_	10	%

#### 8 Dimensions

# 8.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

#### **Pinout**

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
16-pin TSSOP	98ASH70247A
20-pin SOIC	98ASB42343B
20-pin TSSOP	98ASH70169A
32-pin LQFP	98ASH70029A
44-pin LQFP	98ASS23225W

#### 9 Pinout

### 9.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Table 20. Pin availability by package pin-count

Pin Number			Lowest Priority <> Highest					
44-LQFP	32-LQFP	20-TSSOP	16-TSSOP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	_	_	PTD1 <sup>1</sup>	_	FTM2CH3	_	_
2	2	_	_	PTD0 <sup>1</sup>	_	FTM2CH2	_	_
3	_	_	_	PTE4	_	TCLK2	_	_
4	_	_	_	PTE3	_	BUSOUT	_	_
5	3	3	3	_	_	_	_	$V_{DD}$
6	4	_	_	_	_	_	$V_{DDA}$	V <sub>REFH</sub>
7	5	_	_	_	_	_	V <sub>SSA</sub>	V <sub>REFL</sub>
8	6	4	4	_	_	_	_	V <sub>SS</sub>
9	7	5	5	PTB7	_	_	SCL	EXTAL
10	8	6	6	PTB6		_	SDA	XTAL
11	_	_	_	_	_	_	_	Vss
12	9	7	7	PTB5 <sup>1</sup>	_	FTM2CH5	SS0	_
13	10	8	8	PTB4 <sup>1</sup>		FTM2CH4	MISO0	_
14	11	9	_	PTC3	_	FTM2CH3	ADP11	TSI9
15	12	10	_	PTC2	_	FTM2CH2	ADP10	TSI8
16		_	_	PTD7	_		_	_
17	_	_	_	PTD6	_	_		_

Table continues on the next page...

32

Table 20. Pin availability by package pin-count (continued)

Pin Number			Lowest Priority <> Highest					
44-LQFP	32-LQFP	20-TSSOP	16-TSSOP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
18	_	_		PTD5	_	_	_	_
19	13	11	_	PTC1	_	FTM2CH1	ADP9	TSI7
20	14	12	_	PTC0	_	FTM2CH0	ADP8	TSI6
21	15	13	9	PTB3	KBI0P7	MOSI0	ADP7	TSI5
22	16	14	10	PTB2	KBI0P6	SPSCK0	ADP6	TSI4
23	17	15	11	PTB1	KBI0P5	TXD0	ADP5	TSI3
24	18	16	12	PTB0	KBI0P4	RXD0	ADP4	TSI2
25	19	_	_	PTA7	_	FTM2FAULT2	ADP3	TSI1
26	20	_	_	PTA6	_	FTM2FAULT1	ADP2	TSI0
27	_	_	_	_	_	_	_	Vss
28	_	_	_	_	_	_	_	$V_{DD}$
29	_	_	_	PTD4	_	_	_	_
30	21	_	_	PTD3	_	_	_	TSI15
31	22	_	_	PTD2	_	_	_	TSI14
32	23	17	13	PTA3 <sup>2</sup>	KBI0P3	TXD0	SCL	_
33	24	18	14	PTA2 <sup>2</sup>	KBI0P2	RXD0	SDA	_
34	25	19	15	PTA1	KBI0P1	FTM0CH1	ACMP1	ADP1
35	26	20	16	PTA0	KBI0P0	FTM0CH0	ACMP0	ADP0
36	27	_	_	PTC7	_	TxD1	_	TSI13
37	28	_	_	PTC6	_	RxD1	_	TSI12
38	_	_	_	PTE2	_	MISO0	_	_
39	_	_	_	PTE1	_	MOSI0	_	_
40	_	_	_	PTE0	_	SPSCK0	_	_
41	29	_	_	PTC5	_	FTM0CH1	_	TSI11
42	30	_	_	PTC4	_	FTM0CH0	_	TSI10
43	31	1	1	PTA5	IRQ	TCLK0	_	RESET
44	32	2	2	PTA4	_	ACMPO	BKGD	MS

<sup>1.</sup> This is a high current drive pin when operated as output.


#### **Note**

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function

<sup>2.</sup> This is a true open-drain pin when operated as output.

already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.


### 9.2 Device pin assignment



Pins in **bold** are not available on less pin-count packages.

- 1. High source/sink current pins
- 2. True open drain pins


Figure 22. MC9S08PT16 44-pin LQFP package



Pins in bold are not available on less pin-count packages.

- 1. High source/sink current pins
- 2. True open drain pins

Figure 23. MC9S08PT16 32-pin LQFP package



Pins in **bold** are not available on less pin-count packages.

- 1. High source/sink current pins
- 2. True open drain pins

Figure 24. MC9S08PT16 20-pin SOIC and TSSOP package

#### **Revision history**

Pins in **bold** are not available on less pin-count packages.

- High source/sink current pins
   True open drain pins

Figure 25. MC9S08PT16 16-pin TSSOP package

#### **Revision history** 10

The following table provides a revision history for this document.

**Table 21. Revision history** 

Rev. No.	Date	Substantial Changes		
1	7/2012	Initial public release		
2	09/2014	<ul> <li>Updated V<sub>OH</sub> and V<sub>OL</sub> in DC characteristics</li> <li>Added footnote on the S3I<sub>DD</sub> in Supply current characteristics</li> <li>Added EMC radiated emissions operating behaviors</li> <li>Updated the typical of f<sub>int_t</sub> to 31.25 kHz and updated footnote to t<sub>Acquire</sub> in External oscillator (XOSC) and ICS characteristics</li> <li>Updated the assumption for all the timing values in SPI switching specifications</li> <li>Updated the rating descriptions for t<sub>Rise</sub> and t<sub>Fall</sub> in Control timing</li> <li>Updated the part number format to add new field for new part numbers in Fields</li> </ul>		
3	06/2015	<ul> <li>Corrected the Min. of the t<sub>extrst</sub> in Control timing</li> <li>Updated Thermal characteristics to add footnote to the T<sub>A</sub> and removed redundant information. Updated the symbol of θ<sub>JA</sub> to R<sub>θJA</sub>.</li> </ul>		
4	03/2020	<ul> <li>Added MCU block diagram.</li> <li>Added new section of Orderable part numbers</li> <li>Updated T<sub>j</sub> in the Thermal characteristics.</li> <li>Updated flash characteristics in the NVM specifications</li> <li>Updated S3I<sub>DD</sub> values in the Supply current characteristics</li> </ul>		

#### How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, elQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2011-2020 NXP B.V.

Document Number MC9S08PT16 Revision 4, 03/2020

