

- 225 mΩ maximum $R_{DS(on)}$ at 150 °C (each H-bridge MOSFET)
- 3.0 V and 5.0 V TTL/CMOS logic compatible inputs
- Overcurrent limiting (regulation) via an internal constant-off-time PWM
- Output short-circuit protection (short to V_{PWR} or ground)
- Temperature dependent current limit threshold reduction
- All inputs have an internal source/sink to define the default (floating input) states
- Sleep mode with current draw < 50 μA (with inputs floating or set to match default logic states)
- AEC-Q100 grade 1 qualified

4 Applications

- Electronic throttle control (ETC)
- Exhaust gas recirculation (EGR)
- Turbo flap control
- Industrial and medical pumps and motor control

5 Ordering information


This section describes the part numbers available to be purchased along with their differences. Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to <http://www.nxp.com> and perform a part number search.

Table 1. Orderable parts

Part number ^[1]	Operating temperature	Package
MC33926PNB	$T_A = -40\text{ °C to }125\text{ °C}$	32-pin PQFN
MC33926AES		28-pin HVQFN with inspectable fillets


[1] To order parts in tape and reel, add the R2 suffix to the part number.

6 Internal block diagram



7 Pinning information

7.1 Pinning






Figure 4. Pin configuration for 28-pin HVQFN

7.2 Pin description

For functional description of each pin see [Section 9.2 "Functional pin description"](#).

Table 2. Pin description

32-pin PQFN	28-pin QFN	Pin name	Pin function	Formal name	Definition
1	28	IN2	Logic input	Input 2	Logic input control of OUT2; example, when IN2 is logic high, OUT2 is set to V_{PWR} , and when IN2 is logic low, OUT2 is set to PGND (Schmitt trigger input with $\sim 80 \mu A$ source so default condition = OUT2 high)
2	2	IN1	Logic input	Input 1	Logic input control of OUT1; example, when IN1 is logic high, OUT1 is set to V_{PWR} , and when IN1 is logic low, OUT1 is set to PGND (Schmitt trigger input with $\sim 80 \mu A$ source so default condition = OUT1 high)
3	3	SLEW	Logic input	Slew rate	Logic input to select fast or slow slew rate (Schmitt trigger input with $\sim 80 \mu A$ sink so default condition = slow)
4, 6, 11, 31	10, 11, 25, 26	VPWR	Power input	Positive power supply	These pins must be connected together physically as close as possible and directly soldered down to a wide, thick, low resistance supply plane on the PCB.
5, Exposed Pad	4, Exposed pad	AGND	Analog ground	Analog signal ground	The low current analog signal ground must be connected to PGND via low-impedance path ($< 10 m\Omega$, 0 Hz to 20 kHz). Exposed copper pad is also the main heatsinking path for the device.
7	5	INV	Logic input	Input invert	Sets IN1 and IN2 to logic low = true (Schmitt trigger input with $\sim 80 \mu A$ sink so default condition = non-inverted)
8	6	FB	Analog output	Feedback	Load current feedback output provides ground referenced 0.24 % of H-bridge high-side output current (tie pin to GND through a resistor if not used)
9, 17, 25	1, 7, 8, 15, 21	NC	—	No connect	No internal connection is made to this pin
10	9	EN	Logic input	Enable input	When EN is logic high, the device is operational. When EN is logic low, the device is placed in sleep mode (logic input with $\sim 80 \mu A$ sink so default condition = sleep mode)

32-pin PQFN	28-pin QFN	Pin name	Pin function	Formal name	Definition
12, 13, 14, 15	12, 13	OUT1	Power output	H-bridge output 1	Source of high-side MOSFET1 and drain of low-side MOSFET1
16	14	$\overline{D2}$	Logic input	Disable input 2 (active low)	When $\overline{D2}$ is logic low, both OUT1 and OUT2 are tri-stated (Schmitt trigger input with $\sim 80 \mu\text{A}$ sink so default condition = disabled)
18, 19, 20, 22, 23, 24	16, 17, 19, 20	PGND	Power ground	Power ground	High-current power ground pins must be connected together physically as close as possible and directly soldered down to a wide, thick, low resistance ground plane on the PCB.
21	18	SF	Logic output open drain	Status flag (active low)	Open drain active low status flag output (requires an external pull-up resistor to V_{DD}). Maximum permissible load current $< 0.5 \text{ mA}$. Maximum $V_{CESAT} < 0.4 \text{ V}$ at 0.3 mA . Maximum permissible pull-up voltage $< 7.0 \text{ V}$
26	22	D1	Logic input	Disable input 1 (active high)	When D1 is logic high, both OUT1 and OUT2 are tri-stated. Schmitt trigger input with $\sim 80 \mu\text{A}$ source so default condition = disabled.
27, 28, 29, 30	23, 24	OUT2	Power output	H-bridge output 2	Source of high-side MOSFET2 and drain of low-side MOSFET2
32	27	CCP	Analog output	Charge pump capacitor	External reservoir capacitor connection for internal charge pump; connected to VPWR. Allowable values are 30 nF to 100 nF. Note: This capacitor is required for the proper performance of the device.

8 General product characteristics

8.1 Maximum ratings

Table 3. Maximum ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device. These parameters are not production tested.

Symbol	Ratings	Value	Unit
Electrical ratings			
$V_{PWR(SS)}$ $V_{PWR(T)}$	Power supply voltage • Normal operation (steady-state) • Transient overvoltage	^[1] -0.3 to 28 -0.3 to 40	V
V_{IN}	Logic input voltage	^[2] -0.3 to 7.0	V
V_{SFB}	SF output	^[3] -0.3 to 7.0	V
$I_{OUT(CONT)}$	Continuous output current	^[4] 5.0	A
V_{ESD1} V_{ESD2}	ESD voltage • Human body model • Machine model • Charge device model – Corner pins (1,9,17,25) - 32-pin PQFN – All other pins - 32-pin PQFN – All pins - 28-pin QFN	^[5] ± 2000 ± 200 ± 750 ± 500 ± 500	V

[1] Device will survive repetitive transient overvoltage conditions for durations not to exceed 500 ms at duty cycle not to exceed 10 %. External protection is required to prevent device damage in case of a reverse battery condition.

[2] Exceeding the maximum input voltage on IN1, IN2, EN, INV, SLEW, D1, or $\overline{D2}$ may cause a malfunction or permanent damage to the device.

[3] Exceeding the pull-up resistor voltage on the open drain SFB pin may cause permanent damage to the device.

[4] Continuous output current capability is dependent on sufficient package heatsinking to keep junction temperature $\leq 150^\circ\text{C}$.

[5] ESD1 testing is performed in accordance with the human body model ($C_{ZAP} = 100 \text{ pF}$, $R_{ZAP} = 1500 \Omega$), ESD2 testing is performed in accordance with the machine model ($C_{ZAP} = 200 \text{ pF}$, $R_{ZAP} = 0 \Omega$), and the charge device model (CDM), robotic ($C_{ZAP} = 4.0 \text{ pF}$).

8.2 Thermal characteristics

Table 4. Thermal ratings

Symbol	Ratings	Min.	Max.	Unit
Thermal ratings				
T _J	Operation junction temperature ^[1]	-40	150	°C
T _A	Operational ambient temperature ^[2]	-40	125	°C
T _{STG}	Storage temperature	-65	150	°C
T _{PPRT}	Peak package reflow temperature during reflow ^{[3] [4]}	—	260	°C
MC33926PNB thermal resistance and package dissipation ratings				
R _{θJA}	Junction-to-ambient, single-layer board (1s) ^{[5] [6]}	—	80.0	°C/W
R _{θJA}	Junction-to-ambient, four-layer board (2s2p) ^{[5] [7]}	—	28.0	°C/W
R _{θJB}	Junction-to-board ^{[7] [8]}	—	12.0	°C/W
R _{θJC}	Junction-to-case (bottom) ^[9]	—	1.0	°C/W
MC33926AES thermal resistance and package dissipation ratings				
R _{θJA}	Junction-to-ambient, single-layer board (1s) ^{[5] [6]}	—	89.5	°C/W
R _{θJA}	Junction-to-ambient, four-layer board (2s2p) ^{[5] [7]}	—	31.9	°C/W
R _{θJB}	Junction-to-board ^{[7] [8]}	—	11.9	°C/W
R _{θJC}	Junction-to-case (bottom) ^[9]	—	0.53	°C/W
Ψ _{JT}	Junction-to-package top, natural convection ^[10]	—	2.1	°C/W

- [1] Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance. Junction temperature is a limiting factor, and module thermal design must be planned accordingly. Brief non-repetitive excursions of junction temperature above 150 °C can be tolerated, provided the duration does not exceed 30 seconds maximum. Non-repetitive events are defined as not occurring more than once in 24 hours.
- [2] The circuit specification describes IC operation within the parametric operating range defined in the electrical characteristic table.
- [3] Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- [4] NXP's package reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C for peak package reflow temperature and moisture sensitivity levels (MSL).
- [5] Test procedure per JEDEC JESD51-2 at natural convection for horizontally-oriented board, still air condition.
- [6] 1s thermal test board per JEDEC JESD51-3 and JESD51-5.
- [7] 2s2p thermal test board per JEDEC JESD51-5 and JESD51-7.
- [8] Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package. The actual R_{θJB} (junction-to-board) values will vary depending on solder thickness and composition and copper trace thickness and area.
- [9] Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- [10] Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

8.3 Static electrical characteristics

Table 5. Static electrical characteristics

Characteristics noted under conditions $5.0\text{ V} \leq V_{PWR} \leq 28\text{ V}$, $-40\text{ °C} \leq T_A \leq 125\text{ °C}$, $GND = 0\text{ V}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_A = 25\text{ °C}$ under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit
Power inputs (VPWR)					
V _{PWR(SS)} V _{PWR(T)}	Operating voltage range ^{[1] [2]} • Steady-state • Transient (t < 500 ms)	5.0 —	— —	28 40	V
I _{PWR(SLEEP)}	Sleep state supply current ^[3] • EN, \overline{DZ} , INV, SLEW = Logic [0], IN1, IN2, D1 = Logic [1], and I _{OUT} = 0 A	—	—	50	μA
I _{PWR(STANDBY)}	Standby supply current (part enabled) • I _{OUT} = 0 A, V _{EN} = 5.0 V	—	—	20	mA

Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{UVLO(ACTIVE)} V _{UVLO(INACTIVE)} V _{UVLO(HYS)}	Undervoltage lockout thresholds <ul style="list-style-type: none"> V_{PWR(FALLING)} V_{PWR(RISING)} Hysteresis 	4.15 — 150	— — 200	— 5.0 350	V V mV
Charge Pump					
V _{CP} - V _{PWR}	Charge pump voltage (CP capacitor = 33 nF) <ul style="list-style-type: none"> V_{PWR} = 5.0 V V_{PWR} = 28 V 	3.5 —	— —	— 12	V
Control inputs					
V _I	Operating input voltage (EN, IN1, IN2, D1, D2, INV, SLEW)	—	—	5.5	V
V _{IH} V _{IL} V _{HYS}	Input voltage (IN1, IN2, D1, D2, INV, SLEW) [4] <ul style="list-style-type: none"> Logic threshold high Logic threshold low Hysteresis 	2.0 — 250	— — 400	— 1.0 —	V V mV
V _{TH}	Input voltage (EN) threshold	1.0	—	2.0	V
I _{IN}	Logic input currents, V _{PWR} = 5.0 V <ul style="list-style-type: none"> Inputs EN, D2, INV, SLEW (internal pull-downs), V_{IH} = 5.0 V Inputs IN1, IN2, D1 (internal pull-ups), V_{IL} = 0 V 	20 -200	80 -80	200 -20	μA
Power outputs OUT1, OUT2					
R _{DS(on)}	Output-on resistance, I _{LOAD} = 3.0 A [5] <ul style="list-style-type: none"> V_{PWR} = 8.0 V, T_J = 25 °C V_{PWR} = 8.0 V, T_J = 150 °C V_{PWR} = 5.0 V, T_J = 150 °C 	— — —	120 — —	— 225 325	mΩ
I _{LIM}	Output current regulation threshold [6] <ul style="list-style-type: none"> T_J < T_{FB} T_J ≥ T_{FB} (foldback region - see Figure 10 and Figure 12) 	5.2 —	6.5 4.2	8.0 —	A
I _{SCH}	High-side short-circuit detection threshold (short-circuit to GND) [6]	11	13	16	A
I _{SCL}	Low-side short-circuit detection threshold (short-circuit to V _{PWR}) [6]	9.0	11	14	A
I _{OUTLEAK}	Output leakage current, outputs off, V _{PWR} = 28 V [7] <ul style="list-style-type: none"> V_{OUT} = V_{PWR} V_{OUT} = Ground 	— -60	— —	100 —	μA
V _F	Output MOSFET body diode forward voltage drop <ul style="list-style-type: none"> I_{OUT} = 3.0 A 	—	—	2.0	V
T _{LIM} T _{HYS}	Overtemperature shutdown [6] <ul style="list-style-type: none"> Thermal limit at T_J Hysteresis at T_J 	175 —	— 12	200 —	°C
T _{FB}	Current foldback at T _J [6]	165	—	185	°C
T _{SEP}	Current foldback to thermal shutdown separation [6]	10	—	15	°C
High-side current sense feedback					
I _{FB}	Feedback current (pin FB sourcing current) [8] <ul style="list-style-type: none"> I_{OUT} = 0 mA I_{OUT} = 300 mA I_{OUT} = 500 mA I_{OUT} = 1.5 A I_{OUT} = 3.0 A I_{OUT} = 6.0 A 	0.0 0.0 0.35 2.86 5.71 11.43	— 270 0.775 3.57 7.14 14.29	50 750 1.56 4.28 8.57 17.15	μA μA mA mA mA mA
Status flag [9]					
I _{SFLEAK}	Status flag leakage current [10] <ul style="list-style-type: none"> V_{SF} = 5.0 V 	—	—	5.0	μA

Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{SFLOW}	Status flag set voltage • I _{SF} = 300 µA ^[11]	—	—	0.4	V

- [1] Device specifications are characterized over the range of 8.0 V ≤ V_{PWR} ≤ 28 V. Continuous operation above 28 V may degrade device reliability. Device is operational down to 5.0 V, but below 8.0 V the output resistance may increase by 50 percent.
- [2] Device survives the transient overvoltage indicated for a maximum duration of 500 ms. Transient not to be repeated more than once every 10 seconds.
- [3] I_{PWR(SLEEP)} is with sleep mode activated and EN, D2, INV, SLEW = logic [0], and IN1, IN2, D1 = logic [1] or with these inputs left floating.
- [4] SLEW input voltage hysteresis is guaranteed by design.
- [5] Output-on resistance as measured from output to V_{PWR} and from output to GND.
- [6] This parameter is guaranteed by design.
- [7] Outputs switched OFF via D1 or D2.
- [8] Accuracy is better than 20 % from 0.5 A to 6.0 A. Recommended terminating resistor value: R_{FB} = 270 Ω.
- [9] Status flag output is an open drain output requiring a pull-up resistor to logic V_{DD}.
- [10] Status flag leakage current is measured with status flag high and not set.
- [11] Status flag set voltage measured with status flag low and set with I_{SF} = 300 µA. Maximum allowable sink current from this pin is < | 500 µA |. Maximum allowable pull-up voltage < 7.0 V.

8.4 Dynamic electrical characteristics

Table 6. Dynamic electrical characteristics

Characteristics noted under conditions 5.0 V ≤ V_{PWR} ≤ 28 V, -40 °C ≤ T_A ≤ 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Typ.	Max.	Unit
Timing characteristics					
f _{PWM}	PWM frequency ^[1]	—	—	20	kHz
f _{MAX}	Maximum switching frequency during current limit regulation ^[2]	—	—	20	kHz
t _{DON}	Output on delay • V _{PWR} = 14 V ^[3]	—	—	18	µs
t _{DOFF}	Output off delay • V _{PWR} = 14 V ^[3]	—	—	12	µs
t _A	I _{LIM} output constant-off time ^[4]	15	20.5	32	µs
t _B	I _{LIM} blanking time ^[5]	12	16.5	27	µs
t _{DDISABLE}	Disable delay time ^[6]	—	—	8.0	µs
t _F , t _R	Output rise and fall time • SLEW = Slow • SLEW = Fast ^[7]	1.5 0.2	3.0 —	6.0 1.45	µs
t _{FAULT}	Short-circuit/overtemperature turn-off (latch-off) time ^{[8] [9]}	—	—	8.0	µs
t _{POD}	Power-on delay time ^[9]	—	1.0	5.0	ms
t _{RR}	Output MOSFET body diode reverse recovery time ^[9]	75	100	150	ns
f _{CP}	Charge pump operating frequency ^[9]	—	7.0	—	MHz

- [1] The maximum PWM frequency is obtained when the device is set to fast slew rate via the SLEW pin. PWM-ing when SLEW is set to slow should be limited to frequencies < 11 kHz to allow the internal high-side driver circuitry time to fully enhance the high-side MOSFETs.
- [2] The internal current limit circuitry produces a constant-off-time pulse width modulation of the output current. The output load's inductance, capacitance, and resistance characteristics affect the total switching period (off-time + on-time), and thus the PWM frequency during current limit.
- [3] Output delay is the time duration from 1.5 V on the IN1 or IN2 input signal to the 20 % or 80 % point (dependent on the transition direction) of the OUT1 or OUT2 signal. If the output is transitioning high-to-low, the delay is from 1.5 V on the input signal to the 80 % point of the output response signal. If the output is transitioning low-to-high, the delay is from 1.5 V on the input signal to the 20 % point of the output response signal. See [Figure 5](#).
- [4] The time during which the internal constant-off time PWM current regulation circuit has tri-stated the output bridge.
- [5] The time during which the current regulation threshold is ignored so that the short-circuit detection threshold comparators may have time to act.
- [6] Disable delay time measurement is defined in [Figure 6](#).
- [7] Rise time is from the 10 % to the 90 % level and fall time is from the 90 % to the 10 % level of the output signal with V_{PWR} = 14 V, R_{LOAD} = 3.0 Ω. See [Figure 7](#).
- [8] Load currents ramping up to the current regulation threshold become limited at the I_{LIM} value (see [Figure 8](#)). The short-circuit currents possess a di/dt that ramps up to the I_{SC} or I_{SCL} threshold during the I_{LIM} blanking time, registering as a short-circuit event detection and causing the shutdown circuitry to force the output into an immediate tri-state latch-off (see [Figure 9](#)). Operation in current limit mode may cause junction temperatures to rise. Junction

temperatures above ~160 °C causes the output current limit threshold to “foldback”, or decrease, until ~175 °C is reached, after which the T_{LIM} thermal latch-off occurs. Permissible operation within this foldback region is limited to non-repetitive transient events of duration not to exceed 30 seconds (see [Figure 10](#)).

[9] Parameter is guaranteed by design.

8.5 Timing diagrams




Figure 5. Output delay time




Figure 6. Disable delay time




Figure 7. Output switching time




Figure 8. Current limit blanking time and constant-off time



Figure 9. Short-circuit detection turn-off time t_{FAULT} 

Figure 10. Output current limiting foldback region

9 Functional description

9.1 Introduction

Numerous protection and operational features (speed, torque, direction, dynamic breaking, PWM control, and closed-loop control) make the 33926 a very attractive, cost-effective solution for controlling a broad range of small DC motors. The 33926 outputs are capable of supporting peak DC load currents of up to 5.0 A from a 28 V_{PWR} source. An internal charge pump and gate drive circuitry are provided which can support external PWM frequencies up to 20 kHz.

The 33926 has an analog feedback (current mirror) output pin (the FB pin) providing a constant-current source ratioed to the active high-side MOSFETs' current. This can be used to provide "real time" monitoring of output current to facilitate closed-loop operation for motor speed/torque control, or for the detection of open load conditions.

Two independent inputs, IN1 and IN2, provide control of the two totem-pole half-bridge outputs. An input invert, INV, changes IN1 and IN2 to low = true logic. Two different output slew rates are selectable via the SLEW input. Two independent disable inputs, D1 and D2, provide the means to force the H-bridge outputs to a high-impedance state (all H-bridge switches off). An EN pin controls an enable function allowing the IC to be placed in a power-conserving sleep mode.

The 33926 has output current limiting (via constant off-time PWM current regulation), output short-circuit detection with latch-off, and overtemperature detection with latch-off.

Once the device is latched-off due to a fault condition, either of the disable inputs (D1 or D2), V_{PWR} , or EN must be "toggled" to clear the status flag.

Current limiting (load current regulation) is accomplished by a constant-off time PWM method using current limit threshold triggering. The current limiting scheme is unique in that it incorporates a junction temperature-dependent current limit threshold. This means the current limit threshold is "reduced to around 4.2 A" as the junction temperature increases above 160 °C. When the temperature is above 175 °C, overtemperature shutdown (latch-off) occurs. This combination of features allows the device to continue operating for short periods of time (< 30 seconds) with unexpected loads, while still retaining adequate protection for both the device and the load.

9.2 Functional pin description

9.2.1 Power ground and analog ground (PGND and AGND)

The power and analog ground pins should be connected together with a very low-impedance connection.

9.2.2 Positive power supply (VPWR)

VPWR pins are the power supply inputs to the device. All VPWR pins must be connected together on the printed circuit board with traces as short as possible, offering as low-impedance as possible between pins. Transients on V_{PWR} going below the undervoltage threshold result in the protection activating. It is essential to use an input filter capacitor of sufficient size and low ESR to sustain a V_{PWR} greater than V_{UVLO} when the load is switched (see [Section 12 "Typical applications"](#)).

9.2.3 Status flag (\overline{SF})

This pin is the device fault status output. This output is an active low open drain structure requiring a pull-up resistor to V_{DD} . The maximum V_{DD} is < 7.0 V. See [Table 7](#) for the \overline{SF} output status definition.

9.2.4 Input invert (INV)

The input invert control pin sets IN1 and IN2 to low = true. This is a Schmitt trigger input with ~80 μ A sink; the default condition is non-inverted. If IN1 and IN2 are set so the current is being commanded to flow through the load attached between OUT1 and OUT2, changing the logic level at INV has the effect of reversing the direction of current commanded. Thus, the INV input may be used as a "forward/ reverse" command input. If both IN1 and IN2 are the same logic level, then changing the logic level at INV has the effect of changing the bridge's output from freewheeling high to freewheeling low or vice versa.

9.2.5 Slew rate (SLEW)

The SLEW pin is the logic input selecting fast or slow slew rates. It is a Schmitt trigger input with ~80 μ A sink, so the default condition is slow. When SLEW is set to slow, PWM-ing should be limited to frequencies less than 11 kHz to allow the internal high-side driver circuitry time to fully enhance the high-side MOSFETs.

9.2.6 Input 1, 2 and disable input 1, 2 (IN1, IN2, and D1, $\overline{D2}$)

These pins are input control pins used to control the outputs, and are 3.0 V/ 5.0 V CMOS-compatible inputs with hysteresis. IN1 and IN2 independently control OUT1 and OUT2, respectively. D1 and $\overline{D2}$ are complementary inputs used to tri-state disable the H-bridge outputs.

When either D1 or $\overline{D2}$ is SET (D1 = logic high or $\overline{D2}$ = logic low) in the disable state, the outputs OUT1 and OUT2 are both tri-state disabled; however, the rest of the device circuitry is fully operational and the supply $I_{PWR(STANDBY)}$ current is reduced to a few mA. See [Table 5](#).

9.2.7 H-bridge output (OUT1, OUT2)

These pins are the outputs of the H-bridge with integrated freewheeling diodes. The bridge output is controlled using the IN1, IN2, D1, and $\overline{D2}$ inputs. The outputs have PWM current limiting above the I_{LIM} threshold. The outputs also have thermal shutdown (tri-state latch-off) with hysteresis as well as short-circuit latch-off protection. A disable timer (time t_B) is incorporated to distinguish between load currents higher than the I_{LIM} threshold and short-circuit currents. This timer is activated at each output transition.

9.2.8 Charge pump capacitor (CCP)

This pin is the charge pump output pin and connection for the external charge pump reservoir capacitor. The allowable value is from 30 nF to 100 nF. This capacitor must be connected from the CCP pin to the VPWR pin. The device cannot operate properly without the external reservoir capacitor.

9.2.9 Enable input (EN)

The EN pin is used to place the device in a sleep mode so as to consume very low currents. When the EN pin voltage is a logic low state, the device is in sleep mode. The device is enabled and fully operational when the EN pin voltage is in logic high. An internal pull-down resistor maintains the device in sleep mode in the event EN is driven through a high-impedance I/O, or an unpowered microcontroller, or the EN input becomes disconnected.

9.2.10 Feedback (FB)

The 33926 has a feedback output (FB) for "real time" monitoring of H-bridge high-side output currents to facilitate closed-loop operation for motor speed and torque control.

The FB pin provides current sensing feedback of the H-bridge high-side drivers. When running in the forward or reverse direction, a ground-referenced 0.24 % of load current is output to this pin. Through the use of an external resistor to ground, the proportional feedback current can be converted to a proportional voltage equivalent and the controlling microcontroller can "read" the current proportional voltage with its analog-to-digital converter (ADC). This is intended to provide the user with only first-order motor current feedback for motor torque control. The resistance range for the linear operation of the FB pin is $100\ \Omega < R_{FB} < 300\ \Omega$.

If PWM-ing is implemented using the disable pin inputs (either D1 or $\overline{D2}$), a small filter capacitor ($\sim 1.0\ \mu\text{F}$) may be required in parallel with the R_{FB} resistor to ground for spike suppression.

10 Functional internal block description




Figure 11. Functional internal block diagram

10.1 Analog control and protection circuitry

The on-chip voltage regulator supplies 3.3 V to the internal logic. The charge pump provides gate drive for the H-bridge MOSFETs. The current and temperature sense circuitry provides detection and protection for the output drivers. Output undervoltage protection shuts down the MOSFETs.

10.2 Gate control logic


The 33926 is a monolithic H-bridge power IC designed primarily for any low voltage DC servo motor control application within the current and voltage limits stated for the device. Two independent inputs provide polarity control of two half-bridge totem-pole outputs. Two independent disable inputs are provided to force the H-bridge outputs to tri-state (high-impedance off-state).

10.3 H-bridge output drivers: OUT1 and OUT2

The H-bridge is the power output stage. The current flow from OUT1 to OUT2 is reversible and under full control of the user by way of the input control logic. The output stage is designed to produce full load control under all system conditions. All protective and control features are integrated into the control and protection blocks. The sensors for current and temperature are integrated directly into the output MOSFET for maximum accuracy and dependability.

11 Functional device operation

11.1 Operational modes



aaa-028124

11.2 Logic commands and registers

Table 7. Truth table

The tri-state conditions and the status flag are reset using D1 or $\overline{D2}$. The truth table uses the following notations: L = low, H = high, X = high or low, and Z = high-impedance. All output power transistors are switched off.

Device state	Input conditions					Status	Outputs	
	EN	D1	$\overline{D2}$	IN1	IN2	\overline{SF}	OUT1	OUT2
Forward	H	L	H	H	L	H	H	L
Reverse	H	L	H	L	H	H	L	H
Freewheeling low	H	L	H	L	L	H	L	L
Freewheeling high	H	L	H	H	H	H	H	H
Disable 1 (D1)	H	H	X	X	X	L	Z	Z
Disable 2 ($\overline{D2}$)	H	X	L	X	X	L	Z	Z
IN1 disconnected	H	L	H	Z	X	H	H	X
IN2 disconnected	H	L	H	X	Z	H	X	H
D1 disconnected	H	Z	X	X	X	L	Z	Z
$\overline{D2}$ disconnected	H	X	Z	X	X	L	Z	Z
Undervoltage lockout ^[1]	H	X	X	X	X	L	Z	Z
Overtemperature ^[2]	H	X	X	X	X	L	Z	Z
Short-circuit ^[2]	H	X	X	X	X	L	Z	Z
Sleep mode EN	L	X	X	X	X	H	Z	Z
EN disconnected	Z	X	X	X	X	H	Z	Z

- [1] In the event of an undervoltage condition, the outputs tri-state and status flag are set to logic low. Upon undervoltage recovery, status flag is reset automatically or automatically cleared and the outputs are restored to their original operating condition.
- [2] When a short-circuit or overtemperature condition is detected, the power outputs are tri-state latched-off, independent of the input signals, and the status flag is latched to logic low. To reset from this condition requires the toggling of either D1, $\overline{D2}$, EN, or V_{PWR} .




Figure 13. Power stage operation

11.3 Protection and diagnostic features

11.3.1 Short-circuit protection

If an output short-circuit condition is detected, the power outputs tri-state (latch-off) independent of the input (IN1 and IN2) states, and the fault status output flag (\overline{SF}) is set to a logic low. If the D1 input changes from a logic high to logic low, or if the $\overline{D2}$ input changes from a logic low to logic high, the output bridge becomes operational again, and the fault status flag resets (cleared) to a logic high state. The output stage always

switches into the mode defined by the input pins (IN1, IN2, D1, and $\overline{D2}$), provided the device junction temperature is within the specified operating temperature range.

11.3.2 Internal PWM current limiting

The maximum current flow under normal operating conditions should be less than 5.0 A. The instantaneous load currents are limited to I_{LIM} via the internal PWM current limiting circuitry. When the I_{LIM} threshold current value is reached, the output stages are tri-stated for a fixed time (T_A) of 20 μ s, typical. Depending on the time constant associated with the load characteristics, the output current decreases during the tri-state duration until the next output on cycle occurs.

The PWM current limit threshold value is dependent on the device junction temperature. When $-40\text{ }^{\circ}\text{C} < T_J < 160\text{ }^{\circ}\text{C}$, I_{LIM} is between the specified minimum/maximum values. When T_J exceeds $160\text{ }^{\circ}\text{C}$, the I_{LIM} threshold decreases to 4.2 A. Shortly above $175\text{ }^{\circ}\text{C}$ the device overtemperature circuit detects T_{LIM} and an overtemperature shutdown occurs. This feature implements a graceful degradation of operation before thermal shutdown occurs, thus allowing for intermittent unexpected mechanical loads on the motor's gear-reduction train to be handled.

Important:

Die temperature excursions above $150\text{ }^{\circ}\text{C}$ are permitted only for non-repetitive durations < 30 seconds. Provision must be made at the system level to prevent prolonged operation in the current-foldback region.

11.3.3 Overtemperature shutdown and hysteresis

If an overtemperature condition occurs, the power outputs are tri-stated (latched-off), and the fault status flag (\overline{SF}) is set to a logic low.


To reset from this condition, D1 must change from a logic high to logic low, or $\overline{D2}$ must change from a logic low to logic high. When reset, the output stage switches on again, provided the junction temperature is now below the overtemperature threshold limit minus the hysteresis.

Important:

Resetting from the fault condition clears the fault status flag. Powering down and powering up the device also resets the 33926 from the fault condition.

11.3.4 Output avalanche protection


If VPWR becomes an open circuit, the outputs likely tri-states simultaneously due to the disable logic. This could result in an unclamped inductive discharge. The VPWR input to the 33926 should not exceed 40 V during this transient condition, to prevent electrical overstress of the output drivers. This can be accomplished with a zener clamp or MOV, and/or an appropriately valued input capacitor with sufficiently low ESR (see [Figure 14](#)).



12 Typical applications

12.1 Introduction

A typical application schematic is shown in [Figure 15](#). For precision high current applications in harsh, noisy environments, the V_{PWR} bypass capacitor may need to be substantially larger.




13 Packaging

13.1 Package mechanical dimensions

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www.nxp.com and perform a keyword search for the drawing's document number.


Table 8. Package outline

Package	Suffix	Package outline drawing number
32-pin PQFN	PNB	98ARL10579D
28-pin HVQFN	ES	98ASA00993D




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE: POWER QUAD FLAT NON-LEADED PACKAGE (PWR QFN), 32 TERMINAL, 0.8 PITCH(8X8X2.1)		DOCUMENT NO: 98ARL10579D		REV: C	
		CASE NUMBER: 1536-04		31 OCT 2006	
		STANDARD: JEDEC MO-251A AADB-1			

Figure 16. Package outline for 32-pin PQFN



DETAIL N
CORNER CONFIGURATION




DETAIL G
VIEW ROTATED 90° CW

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
	TITLE: POWER QUAD FLAT		DOCUMENT NO: 98ARL10579D	REV: C
	NON-LEADED PACKAGE (PWR QFN),		CASE NUMBER: 1536-04	31 OCT 2006
	32 TERMINAL, 0.8 PITCH(8X8X2.1)		STANDARD: JEDEC MO-251A ADDB-1	

Figure 17. Package outline detail for 32-pin PQFN




NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M–1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: F–PQFP–N.
- 4.  COPLANARITY APPLIES TO LEADS AND CORNER LEADS.
- 5. MINIMUM METAL GAP SHOULD BE 0.25MM.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: POWER QUAD FLAT NON–LEADED PACKAGE (PWR QFN), 32 TERMINAL, 0.8 PITCH(8X8X2.1)	DOCUMENT NO: 98ARL10579D		REV: C
	CASE NUMBER: 1536–04		31 OCT 2006
	STANDARD: JEDEC MO–251A ADDB–1		

Figure 18. Package outline notes for 32-pin PQFN







Figure 20. Package outline detail for 28-pin HVQFN

H-PQFN-28 I/O 0.125 DIMPLE WETTABLE FLANK
6 X 6 X 0.85 PKG, 0.65 PITCH

SOT788-3(DD)



PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.




© NXP B.V. ALL RIGHTS RESERVED			DATE: 15 JAN 2020	
MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA00993D	REVISION: C	PAGE: 4

Figure 22. I/O pads and solderable areas for 28-pin HVQFN

H-PQFN-28 I/O 0.125 DIMPLE WETTABLE FLANK
6 X 6 X 0.85 PKG, 0.65 PITCH

SOT788-3(DD)



RECOMMENDED STENCIL THICKNESS 0.125 OR 0.15

PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION.
DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING
PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.



© NXP B.V. ALL RIGHTS RESERVED

DATE: 15 JAN 2020

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA00993D	REVISION: C	PAGE: 5
--------------------------------------------------	------------------------	--------------------------------	----------------	------------

Figure 23. Solder paste stencil for 28-pin HVQFN

H-PQFN-28 I/O 0.125 DIMPLE WETTABLE FLANK
6 X 6 X 0.85 PKG, 0.65 PITCH

SOT788-3(DD)

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. PIN 1 FEATURE, SHAPE, SIZE AND LOCATION MAY VARY.
- 4. COPLANARITY APPLIES TO LEADS AND DIE ATTACH PAD.
- 5. MIN. METAL GAP FOR LEAD TO EXPOSED PAD SHALL BE 0.2 MM.
- 6. ANCHORING PADS.



© NXP B.V. ALL RIGHTS RESERVED

DATE: 15 JAN 2020

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: 98ASA00993D	REVISION: C	PAGE: 6
--------------------------------------------------	------------------------	--------------------------------	----------------	------------

Figure 24. Package outline notes for 28-pin HVQFN

14 Additional documentation

14.1 Thermal addendum 32 PQFN only (Rev. 2.0)

14.1.1 Introduction

This thermal addendum is provided as a supplement to the 33926 technical data sheet. The addendum provides thermal performance information that may be critical in the design and development of system applications. All electrical, application, and packaging information is provided in the data sheet.

14.1.2 Packaging and thermal considerations

The 33926 is offered in a 32-pin PQFN, single die package. There is a single heat source (P), a single junction temperature (T_J), and thermal resistance (R_{θJA}).

{T_J} = [R_{θJA}] · {P}

The stated values are solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to, and will not predict the performance of a package in an application-specific environment. Stated values were obtained by measurement and simulation according to the standards listed in [Section 14.1.3 "Standards"](#).

14.1.3 Standards

Table 9. Thermal performance comparison

Thermal resistance	[°C/W]
R _{θJA} ^{[1][2]}	28
R _{θJB} ^{[2][3]}	12
R _{θJA} ^{[1][4]}	80
R _{θJC} ^[5]	1.0

[1] Per JEDEC JESD51-2 at natural convection, still air condition.
[2] 2s2p thermal test board per JEDEC JESD51-5 and JESD51-7.
[3] Per JEDEC JESD51-8, with the board temperature on the center trace near the center lead.
[4] Single layer thermal test board per JEDEC JESD51-3 and JESD51-5.
[5] Thermal resistance between the die junction and the exposed pad surface; cold plate attached to the package bottom side, remaining surfaces insulated.




Figure 25. Surface mount for power PQFN with exposed pad




Figure 26. Thermal test board

14.1.4 Device on thermal test board

Material:	single layer printed circuit board FR4, 1.6 mm thickness Cu traces, 0.07 mm thickness
Outline:	80 mm x 100 mm board area, including edge connector for thermal testing
Area A:	Cu heat-spreading areas on board surface
Ambient conditions:	natural convection, still air

Table 10. Thermal resistance performance

A [mm ²]	R _{θJA} [°C/W]
0	81
300	49
600	40

R_{θJA} is the thermal resistance between die junction and ambient air.




Figure 27. Device on thermal test board R_{θJA}




Figure 28. Transient thermal resistance R_{θJA}, 1.0 W step response, device on thermal test board area A = 600 (mm²)

15 Revision history

Revision	Date	Description of changes
1.0	3/2006	<ul style="list-style-type: none"> Updated formatting and technical content throughout entire document
2.0	6/2007	<ul style="list-style-type: none"> Updated formatting and technical content throughout entire document
3.0	10/2006	<ul style="list-style-type: none"> Updated formatting and technical content throughout entire document
4.0	12/2006	<ul style="list-style-type: none"> Updated formatting and technical content throughout entire document
5.0	2/2007	<ul style="list-style-type: none"> Updated formatting and technical content throughout entire document
6.0	3/2007	<ul style="list-style-type: none"> Changed Human Body Model, Charge Pump Voltage (CP Capacitor = 33 nF), No PWM and PWM = 20kHz, Slew Rate = Fast, Output Rise and Fall Time Added second paragraph to Section 9.2.2 "Positive power supply (VPWR)" Added "Low ESR" to 100 μF in Figure 15
7.0	6/2007	<ul style="list-style-type: none"> Changed status to Advance Information
8.0	4/2009	<ul style="list-style-type: none"> Minor corrections and clarifications
9.0	12/2009	<ul style="list-style-type: none"> Changed minimum operating voltage range from 8.0 to 5.0
10	8/2014	<ul style="list-style-type: none"> Updated the overall format to new standards with no change to document content Added SMARTMOS to the page 1 description. Added application. Moved the ordering information to page 2 Updated the back page
11	10/2017	<ul style="list-style-type: none"> Updated document format Added PC33926ES to ordering information table Added pinout diagram for 28-pin HVQFN and updated pin definitions table Added package drawing for 28-pin HVQFN
12	6/2018	<ul style="list-style-type: none"> Deleted thermal ratings from Table 3 Added Section 8.2
13	8/2018	<ul style="list-style-type: none"> Added AEC-Q100 grade 1 qualified to Section 1 and Section 3
14	10/2019	<ul style="list-style-type: none"> Section 7.1: updated Figure 4 Table 4: updated max value for T_{PPRT} (replaced 250 by 260) Section 13.1: updated package outline drawing (98ASA00993D)
15	10/2019	<ul style="list-style-type: none"> Table 1: replaced PC33926ES by MC33926AES Table 4: updated Ψ_{JT} value for MC33926AES (replaced 0.83 by 2.1)
16	2/2020	<ul style="list-style-type: none"> Updated as per CIN 202002025I <ul style="list-style-type: none"> Figure 4: updated 28-pin HVQFN pin configuration to indicate four corner pads as AGND Section 13.1: added 28-pin HVQFN solder mask information

16 Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
[short] Data sheet: product preview	Development	This document contains certain information on a product under development. NXP reserves the right to change or discontinue this product without notice.
[short] Data sheet: advance information	Qualification	This document contains information on a new product. Specifications and information herein are subject to change without notice.
[short] Data sheet: technical data	Production	This document contains the product specification. NXP Semiconductors reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a technical data data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the technical data data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — is a trademark of NXP B.V.

SMARTMOS — is a trademark of NXP B.V.

Tables

Tab. 1.	Orderable parts	2	Tab. 6.	Dynamic electrical characteristics	8
Tab. 2.	Pin description	4	Tab. 7.	Truth table	15
Tab. 3.	Maximum ratings	5	Tab. 8.	Package outline	18
Tab. 4.	Thermal ratings	6	Tab. 9.	Thermal performance comparison	28
Tab. 5.	Static electrical characteristics	6	Tab. 10.	Thermal resistance performance	30

Figures

Fig. 1.	Simplified application diagram	1	Fig. 17.	Package outline detail for 32-pin PQFN	20
Fig. 2.	Internal block diagram	3	Fig. 18.	Package outline notes for 32-pin PQFN	21
Fig. 3.	Pin configuration for 32-pin PQFN	3	Fig. 19.	Package outline for 28-pin HVQFN	22
Fig. 4.	Pin configuration for 28-pin HVQFN	4	Fig. 20.	Package outline detail for 28-pin HVQFN	23
Fig. 5.	Output delay time	9	Fig. 21.	Solder mask pattern for 28-pin HVQFN	24
Fig. 6.	Disable delay time	9	Fig. 22.	I/O pads and solderable areas for 28-pin HVQFN	25
Fig. 7.	Output switching time	9	Fig. 23.	Solder paste stencil for 28-pin HVQFN	26
Fig. 8.	Current limit blanking time and constant-off time	9	Fig. 24.	Package outline notes for 28-pin HVQFN	27
Fig. 9.	Short-circuit detection turn-off time t_{FAULT}	10	Fig. 25.	Surface mount for power PQFN with exposed pad	29
Fig. 10.	Output current limiting foldback region	10	Fig. 26.	Thermal test board	29
Fig. 11.	Functional internal block diagram	13	Fig. 27.	Device on thermal test board R0JA	30
Fig. 12.	Operating states	14	Fig. 28.	Transient thermal resistance R0JA,1.0 W step response, device on thermal test board area A = 600 (mm ²)	30
Fig. 13.	Power stage operation	15			
Fig. 14.	Avalanche protection	17			
Fig. 15.	Typical application schematic	17			
Fig. 16.	Package outline for 32-pin PQFN	19			

Contents

1	General description	1	16	Legal information	32
2	Simplified application diagram	1			
3	Features and benefits	1			
4	Applications	2			
5	Ordering information	2			
6	Internal block diagram	3			
7	Pinning information	3			
7.1	Pinning	3			
7.2	Pin description	4			
8	General product characteristics	5			
8.1	Maximum ratings	5			
8.2	Thermal characteristics	6			
8.3	Static electrical characteristics	6			
8.4	Dynamic electrical characteristics	8			
8.5	Timing diagrams	9			
9	Functional description	10			
9.1	Introduction	10			
9.2	Functional pin description	11			
9.2.1	Power ground and analog ground (PGND and AGND)	11			
9.2.2	Positive power supply (VPWR)	11			
9.2.3	Status flag (SF)	11			
9.2.4	Input invert (INV)	11			
9.2.5	Slew rate (SLEW)	11			
9.2.6	Input 1, 2 and disable input 1, 2 (IN1, IN2, and D1, D2)	12			
9.2.7	H-bridge output (OUT1, OUT2)	12			
9.2.8	Charge pump capacitor (CCP)	12			
9.2.9	Enable input (EN)	12			
9.2.10	Feedback (FB)	12			
10	Functional internal block description	13			
10.1	Analog control and protection circuitry	13			
10.2	Gate control logic	13			
10.3	H-bridge output drivers: OUT1 and OUT2	13			
11	Functional device operation	14			
11.1	Operational modes	14			
11.2	Logic commands and registers	15			
11.3	Protection and diagnostic features	15			
11.3.1	Short-circuit protection	15			
11.3.2	Internal PWM current limiting	16			
11.3.3	Overtemperature shutdown and hysteresis	16			
11.3.4	Output avalanche protection	16			
12	Typical applications	17			
12.1	Introduction	17			
13	Packaging	18			
13.1	Package mechanical dimensions	18			
14	Additional documentation	28			
14.1	Thermal addendum 32 PQFN only (Rev. 2.0) ..	28			
14.1.1	Introduction	28			
14.1.2	Packaging and thermal considerations	28			
14.1.3	Standards	28			
14.1.4	Device on thermal test board	29			
15	Revision history	31			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 19 February 2020