

[I²C]

Standard-mode (Max.100 kbps) / Fast-mode (Max.400 kbps) supported

External Bus Interface

- ■Supports SRAM, NOR& NAND Flash device
- ■Up to 8 chip selects
- ■8-/16-bit Data width
- ■Up to 25-bit Address bit
- ■Maximum area size: Up to 256 Mbytes

DMA Controller (8 channels)

DMA Controller has an independent bus for CPU, so CPU and DMA Controller can process simultaneously.

- ■8 independently configured and operated channels
- Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32 bit(4 Gbyte)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- Transfer data type: byte/half-word/word
- ■Transfer block count: 1 to 16
- ■Number of transfers: 1 to 65536

A/D Converter (Max. 16 channels)

[12-bit A/D Converter]

- Successive Approximation Register type
- ■Built-in 3 unit
- ■Conversion time: 1.0 µs@5 V
- Priority conversion available (priority at 2 levels)
- Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)

Base Timer (Max. 8 channels)

Operation mode is selectable from the followings for each channel.

- ■16-bit PWM timer
- 16-bit PPG timer
- ■16-/32-bit reload timer
- ■16-/32-bit PWC timer

Multi-function Timer (Max. 2 units)

The Multi-function timer is composed of the following blocks.

- ■16-bit free-run timer × 3 ch/unit
- Input capture × 4 ch/unit
- Output compare × 6 ch/unit
- A/D activation compare × 3 ch/unit
- ■Waveform generator × 3 ch/unit
- ■16-bit PPG timer × 3 ch/unit

The following function can be used to achieve the motor control.

- PWM signal output function
- DC chopper waveform output function
- Dead time function
- ■Input capture function
- ■A/D convertor activate function
- DTIF (Motor emergency stop) interrupt function

Quadrature Position/Revolution Counter (QPRC) (Max. 2 units)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- 16-bit position counter
- ■16-bit revolution counter
- Two 16-bit compare registers

Dual Timer (Two 32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters.

Operation mode is selectable from the followings for each channel.

- ■Free-running
- ■Periodic (=Reload)
- ■One-shot

Watch Counter

The Watch counter is used for wake up from sleep mode.

■Interval timer: up to 64 s (Max)@ Sub Clock: 32.768 kHz





Watch dog Timer (2 channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

"Hardware" watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, "Hardware" watchdog is active in any low-power consumption modes except STOP mode.

External Interrupt Controller Unit

■Up to 16 external vectors

Include one non-maskable interrupt (NMI)

General Purpose I/O Port

This series can use its pins as general-purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

Capable of pull-up control per pin

Capable of reading pin level directly

■Built-in the port relocate function

Up to 100 high-speed general-purpose I/O Ports@120pin Package

CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator helps a verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

■CCITT CRC16 Generator Polynomial: 0x1021

■IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

Clock and Reset

[Clocks]

Five clock sources (2 ext. osc, 2 CR osc, and Main PLL) that are dynamically selectable.

■Main Clock: 4 MHz to 48 MHz

Sub Clock: 32.768 kHz

Built-in high-speed CR Clock: 4 MHz

■Built-in low-speed CR Clock: 100 kHz

Main PLL Clock

[Resets]

- Reset requests from INITX pins
- Power-on reset
- Software reset
- Watchdog timers reset
- ■Low-voltage detector reset
- Clock supervisor reset

Clock Super Visor (CSV)

Clocks generated by CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

Low Voltage Detector (LVD)

This series include 2-stage monitoring of voltage on the VCC. When the voltage falls below the voltage has been set, Low Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- ■LVD2: auto-reset operation

Low-Power Consumption Mode

Three low-power consumption modes supported.

- ■SLEEP
- ■TIMER
- ■STOP

Debug

- Serial Wire JTAG Debug Port (SWJ-DP)
- Embedded Trace Macrocells (ETM) provide comprehensive debug and trace facilities.

Power Supply

■VCC = 2.7 V to 5.5 V: Correspond to the wide range voltage.



Contents

	Product Lineup	
2.	Packages	7
3.	Pin Assignment	8
4.	List of Pin Functions	11
5.	I/O Circuit Type	39
6.	Handling Precautions	43
6.1	Precautions for Product Design	
6.2	Precautions for Package Mounting	44
6.3	Precautions for Use Environment	
	Handling Devices	
8.	Block Diagram	48
9.	Memory Size	48
10.	Memory Map	49
11.	Pin Status in Each CPU State	52
12.	Electrical Characteristics	57
12.	1 Absolute Maximum Ratings	57
12.2	2 Recommended Operating Conditions	59
12.3	3 DC Characteristics	60
12.3	3.1 Current rating	60
12.3	3.2 Pin Characteristics	62
12.4	4 AC Characteristics	63
12.4	4.1 Main Clock Input Characteristics	63
12.4	4.2 Sub Clock Input Characteristics	64
12.4	4.3 Built-in CR Oscillation Characteristics	64
12.4	4.4 Operating Conditions of Main PLL (In the case of using main clock for input of PLL)	65
12.4	4.5 Operating Conditions of Main PLL (In the case of using built-in high speed CR)	65
12.4	4.6 Reset Input Characteristics	66
12.4	4.7 Power-on Reset Timing	66
12.4	4.8 External Bus Timing	67
12.4	4.9 Base Timer Input Timing	72
12.4	4.10 CSIO/UART Timing	73
12.4	4.11 External input timing	81
12.4	4.12 Quadrature Position/Revolution Counter timing	82
12.4	4.13 I ² C timing	84
12.4	4.14 ETM timing	85
12.4	4.15 JTAG timing	86
12.	5 12-bit A/D Converter	87
12.0		
12.0	6.1 Low-Voltage Detection Reset	
	6.2 Interrupt of Low-Voltage Detection	
12.		
12.	7.1 Write / Erase time	
	7.2 Erase/write cycles and data hold time	
12.8	-	
12.8	8.1 Return Factor: Interrupt	
12.8	3.2 Return Factor: Reset	94





13. Example of Characteristic	
14. Ordering Information	
15. Package Dimensions	99
16. Errata	102
16.1 Part Numbers Affected	102
16.2 Qualification Status	102
16.3 Errata Summary	102
16.4 Errata Detail	102
16.4.1 Timer and stop mode issue	
17. Major Changes	
Document History	
Sales, Solutions, and Legal Information	106



1. Product Lineup

Memory size

Product device	MB9BF404NA/RA	MB9BF405NA/RA	MB9BF406NA/RA
On-chip Flash memory	256 Kbyte	384 Kbyte	512 Kbyte
On-chip SRAM	32 Kbyte	48 Kbyte	64 Kbyte

Function

	Product device		MB9BF404NA MB9BF405NA MB9BF406NA	MB9BF404RA MB9BF405RA MB9BF406RA			
Pin cou	Int		100 120				
0.511			Cortex-M3				
CPU	Freq.		80 MHz				
Power	supply voltage range		2.7 V to 5.5 V				
CAN In			2 ch(Max)				
DMAC			8 ch				
Externa	al Bus Interface		Addr: 25-bit (Max.) Data: 8-/16-bit CS: 5(Max.) Support: SRAM, NOR Flash	Addr: 25-bit (Max.) Data: 8-/16-bit CS: 8(Max.) Support: SRAM, NOR & NAND Flash			
(UART/	nction Serial Interface /CSIO/LIN/I ² C)		8 ch (Max.)				
Base Ti (PWC/ F	imer Reload timer/PWM/PPG)		8 ch (Max.)				
	A/D activation compare	3 ch.					
	Input capture	4 ch.					
MF-	Free-run timer	3 ch.					
Timer	Output compare	6 ch.	2 units (Max.)				
	Waveform generator	3 ch.					
	PPG	3 ch.					
QPRC	110	5 cm.	2 ch (Max.)				
Dual Ti	mer						
	Counter		1 unit				
	ccelerator		Yes				
	log timer		1 ch(SW) + 1 ch(HW)				
	al Interrupts		16 pins (Max.)+ NMI × 1				
I/O port			80 pins (Max.)	100 pins (Max.)			
	VD converter		16 ch (3 units)				
	Clock Super Visor)		Yes				
	ow Voltage Detector)		2 ch				
	High-speed		4 MHz				
Built-in	CR Low-speed		100 kHz				
Debua	Function		SWJ-DP/ETM				

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the General I/O port according to your function use.

See "Electrical Characteristics 12.4 AC Characteristics (12.4.3) Built-in CR Oscillation Characteristics" for accuracy of built-in CR.



2. Packages

Package		Product name	MB9BF404NA MB9BF405NA MB9BF406NA	MB9BF404RA MB9BF405RA MB9BF406RA
LQFP:	LQI100 (0.5 mm pitch)		0	-
LQFP:	LQM120 (0.5 mm pitch)		-	O
BGA:	LBC112 (0.8 mm pitch)		0	-

O: Supported


Note:

- Refer to "Package Dimensions" for detailed information on each package.



3. Pin Assignment






Note:

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these
pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register
(EPFR) to select the pin.



LQM120




Note:

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these
pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register
(EPFR) to select the pin.



LBC112



Note:

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



4. List of Pin Functions

List of pin numbers

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

	Pin no.	-	Pin name	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120		type	type
1	B1	1	VCC	-	
			P50		
			INT00_0		
			AIN0_2		
2	C1	2	SIN3_1	E	Н
			RTO10_0		
			(PPG10_0)		
			MDATA0		
			P51		
			INT01_0		
			BIN0_2		
3	C2	3	SOT3_1 (SDA3_1)	E	н
			RTO11_0 (PPG10_0)		
			MDATA1		
	В3	4	P52		
			INT02_0	E	н
			ZIN0_2		
4			SCK3_1		
4			(SCL3_1)		
			RTO12_0		
			(PPG12_0)		
			MDATA2		
			P53		
			SIN6_0		
			TIOA1_2		
5	D1	5	INT07_2	E	Н
			RTO13_0 (PPG12_0)		
			MDATA3		
			P54		
	D2		SOT6_0		
			(SDA6_0)		
6		6	TIOB1_2	E	1
			RTO14_0 (PPG14_0)		
			MDATA4		



LQFP-100	Pin no. BGA-112	LQFP-120	Pin name	I/O circuit type	Pin state type
			P55		
			SCK6_0 (SCL6_0)		
7	D3	7	ADTG_1	E	I
			RTO15_0 (PPG14_0)		
			MDATA5		
			P56		
			SIN1_0 (120pin only)		
8	D5	8	INT08_2	E	Н
			DTTI1X_0		
			MCSX7		
			P57		
-	-	9	SOT1_0 (SDA1_0)	E	1
			MNALE		
		10	P58	E	1
-	-		SCK1_0 (SCL1_0)		
			MNCLE		
	-	11	P59	E	н
			SIN7_0		
-			RX1_1		
			INT09_2		
			MNWEX		
			P5A		
_	-	12	SOT7_0 (SDA7_0)	E	1
			TX1_1		
			MNREX		
			P5B		
-	-	13	SCK7_0 (SCL7_0)	E	I
			P30		
			AIN0_0		
9	E1	14	TIOB0_1	E	н
			INT03_2		
			MDATA6		



LQFP-100	Pin no. BGA-112	LQFP-120	Pin name	I/O circuit type	Pin state type
			P31		
			BIN0_0		
			TIOB1_1		
10	E2	15	SCK6_1	E	н
			(SCL6_1)		
			INT04_2		
			MDATA7		
			P32		
			ZIN0_0		
			TIOB2_1		
11	E3	16	SOT6_1	E	н
			(SDA6_1)		
			INT05_2		
			MDQM0		
			P33		
			INT04_0		н
12	E4	17	TIOB3_1	— Е	
12			SIN6_1		
			ADTG_6		
			MDQM1		
	F1	18	P34		1
			FRCK0_0	E	
13			TIOB4_1		
			TX0_1		
			MAD24		
			P35		
			IC03_0	Е	
		40	TIOB5_1		
14	F2	19	RX0_1		н
			INT08_1		
			MAD23		
			P36		
			IC02_0		
15	F3	20	SIN5_2	E	н
			INT09_1		
			MCSX3	—	
			P37		
			IC01_0		
	G1		SOT5_2		
16		21	(SDA5_2)	E	н
			INT10_1		
			MCSX2		



	Pin no.	· · · · · · · · · · · · · · · · · · ·	Pin name	I/O circuit	Pin state		
LQFP-100	BGA-112	LQFP-120		type	type		
			P38				
17	G2	22	IC00_0	E	н		
17	62	22	SCK5_2 (SCL5_2)				
			INT11_1				
			P39				
18	F4	23	DTTIOX_0	E	1		
10		20	ADTG_2	L			
			P3A				
			RTO00_0				
19	G3	24	(PPG00_0)	G	1		
			TIOA0_1				
-	B2	-	VSS	-			
			P3B				
20	H1	25	RTO01_0	G	1		
20		20	(PPG00_0)				
			TIOA1_1				
	H2	26	P3C	G			
21			RTO02_0 (PPG02_0)		1		
			TIOA2_1				
	G4	27	 P3D	G	1		
			RTO03_0				
22			(PPG02_0)				
			TIOA3_1				
					P3E		
23	НЗ	H3 28	RTO04_0	G	1		
			(PPG04_0)				
			TIOA4_1				
			P3F				
24	J2	29	RTO05_0	G	1		
			(PPG04_0)				
			TIOA5_1				
25	L1	30	VSS	-			
26	J1	31	VCC	-			
			P40				
			TIOA0_0	G			
27	J4	32	RTO10_1 (PPG10_1)		н		
			INT12_1				
			MAD22				



Pin no.			Pin name	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120	Fin name	type	type
			P41		
			TIOA1_0		
28	L5	33	RTO11_1 (PPG10_1)	G	н
			INT13_1		
			MAD21		
			P42		
			TIOA2_0		
29	K5	34	RTO12_1 (PPG12_1)	G	1
			MAD20		
			P43		
			TIOA3_0		
30	J5	35	RTO13_1 (PPG12_1)	G	I
			ADTG_7		
			MAD19		
-	K2	-	VSS	-	
-	J3	-	VSS	-	
-	H4	-	VSS	-	
	H5	36	P44	G	1
			TIOA4_0		
31			RTO14_1 (PPG14_1)		
			MAD18		
			P45	G	
		37	TIOA5_0		
32	L6		RTO15_1 (PPG14_1)		I
			MAD17		
33	L2	38	С	-	
34	L4	39	VSS	-	
35	K1	40	VCC	-	
			P46		
36	L3	41	X0A	D	Μ
			P47		
37	К3	42	X1A	D	Ν
38	K4	43	INITX	В	С
			P48		
			DTTI1X_1		
39	K6	44	INT14_1	 E	н
			SIN3_2		
			MAD16	—	



	Pin no.		Pin name	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120		type	type
			P49		
			TIOB0_0		
			IC10_1		
40	J6	45	AIN0_1	E	I
			SOT3_2		
			(SDA3_2)		
			MAD15		
			P4A		
			TIOB1_0		
			IC11_1		
41	L7	46	BIN0_1	E	1
			SCK3_2		
			(SCL3_2)		
			MAD14		
			P4B		
			TIOB2_0		1
42	К7	47	IC12_1	E	
			ZIN0_1		
			MAD13		
	H6	48	P4C		I
			TIOB3_0		
			IC13_1	E	
43			SCK7_1		
			(SCL7_1)		
			AIN1_2		
			MAD12		
			P4D		
			TIOB4_0		
			FRCK1_1		
44	J7	49	SOT7_1	E	I
			(SDA7_1)		
			BIN1_2		
			MAD11		
			P4E		
			TIOB5_0		
			INT06_2		
45	K8	50	SIN7_1	E	Н
			ZIN1_2	—	
			MAD10		
			P70		
_	_	51	TX0_0	E	1
-		51	TIOA4_2		'
			11044_2		



	Pin no.		Pin name	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120	P71	type	type
			RX0_0		н
-	-	52	INT13_2	—— E	
			TIOB4_2		
			P72		
-	-	53	SIN2_0	E	н
			INT14_2		
			P73		
		54	SOT2_0		
-	-	54	(SDA2_0)	E	Н
			INT15_2		
			P74		
-	-	55	SCK2_0	E	I
	1/2		(SCL2_0)		
46	K9	56	MD1	C	D
47	L8	57	MD0	С	D
48	L9	58	X0	A	A
49	L10	59	X1	A	В
50	L11	60	VSS	-	
51	K11	61	VCC	-	
52	J11	62	P10	F	к
02			AN00		i c
			P11	F	
			AN01		
53	J10	63	SIN1_1		L
			INT02_1		
			RX1_2		
-	K10	-	VSS	-	1
-	J9	-	VSS	-	
			P12		
			AN02		
54	J8	64	SOT1_1	F	к
54	50	04	(SDA1_1)		K
			TX1_2		
			MAD09		
			P13 AN03		
55	H10	65	SCK1_1	F	к
55		00	(SCL1_1)		
			MAD08		



	Pin no.		Pin name	I/O circuit	Pin state	
LQFP-100	BGA-112	LQFP-120	P14	type	type	
			AN04			
56	H9	66	SIN0_1	F	L	
00	ПЭ	00				
			INT03_1			
			MCSX1			
			P15			
		07	AN05			
57	H7	67	SOT0_1 (SDA0_1)	F	К	
			MCSX0			
			P16			
			AN06			
58	G10	68	SCK0_1 (SCL0_1)	F	К	
			MOEX			
			P17			
			AN07			
59	G9	G9 69	69	SIN2_2	F	L
				INT04_1		-
			MWEX			
60	H11	70	AVCC	-		
61	F11	71	AVRH	-		
62	G11	72	AVSS	-		
-			P18			
			AN08			
63	G8	73	SOT2_2	F	к	
			(SDA2_2)			
			MDATA8			
			P19			
			AN09			
64	F10	74	SCK2_2	F	к	
			(SCL2_2)			
			MDATA9			
			P1A			
			AN10			
65	F9	75	SIN4_1	— F	L	
00		15	INT05_1			
			IC00_1			
			MDATA10			
-	H8	-	VSS	-		



LQFP-100	Pin no. BGA-112	LQFP-120	Pin name	I/O circuit type	Pin state type
			P1B		
			AN11		
~~	F 44	70	SOT4_1		
66	E11	76	(SDA4_1)	F	к
			IC01_1		
			MDATA11		
			P1C		
			AN12		
67	E10	77	SCK4_1 (SCL4_1)	F	к
			IC02_1		
			MDATA12		
			P1D		
			AN13	F	
68	F8	78	CTS4_1		к
			IC03_1		
			MDATA13		
			P1E		
	E9 79	AN14			
69		E9 79	RTS4_1	F	к
59 E9			DTTI0X_1		
			MDATA14		
			P1F		
			AN15		
70	D11	80	ADTG_5	F	к
			FRCK0_1		
			MDATA15		
			P28		
			ADTG_4		
-	-	81	RTO05_1 (PPG04_1)	E	I
			MCSX6		
			P27		
			INT02_2		
	-	82	RTO04_1 (PPG04_1)	E	Н
			MCSX5		
			P26		
		00	SCK2_1 (SCL2_1)		
-	-	83	RTO03_1 (PPG02_1)	E	1
			MCSX4		



	Pin no.		Pin name	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120		type	type
			P25		
			TX1_0		
-	-	84	SOT2_1 (SDA2_1)	E	1
			(30A2_1) RTO02_1		
			(PPG02_1)		
-	B10	-	VSS	-	
-	C9	-	VSS	-	
			P24		
			RX1_0		
_	_	85	SIN2_1	Е	н
-		00	INT01_2		
			RTO01_1		
			(PPG00_1)		
			P23		
			SCK0_0		
71	D10	86	(SCL0_0)	— Е	I
71		00	TIOA7_1	Ē	
			RTO00_1		
			(PPG00_1)		
			P22		
			SOT0_0		
72	E8	87	(SDA0_0)	E	I
			TIOB7_1		
			ZIN1_1		
			P21		
			SIN0_0	_	
73	C11	88	INT06_1	E	Н
			BIN1_1		
			P20		
			INT05_0		
74	C10	89	CROUT	— E	Н
			AIN1_1		
75	A11	90	VSS	-	
76	A10	90	VCC	-	
			P00		
77	A9	92	TRSTX	E	E
			P01		
78	B9	93	ТСК	E	E
			SWCLK		_
79	B11	94	P02	— E	E
19		34	TDI		



	Pin no.		Din nome	I/O circuit	Pin state	
LQFP-100	BGA-112	LQFP-120	Pin name	type	type	
			P03			
30	A8	95	TMS	E	E	
			SWDIO			
		P04				
81	B8	96	TDO	E	E	
			SWO			
			P05			
			TRACED0			
82	C8	97	TIOA5_2	E	F	
			SIN4_2			
			INT00_1			
-	D8	-	VSS	-		
			P06			
			TRACED1			
83	D9	98	TIOB5_2	Ε	F	
00	20	00	SOT4_2			
			(SDA4_2)			
			INT01_1			
				P07		
		A7 99	TRACED2	E		
84	A7		ADTG_0		G	
			SCK4_2 (SCL4_2)			
				P08		+
			TRACED3	— — Е	G	
85	B7	B7 100	TIOA0_2			
			CTS4_2			
			P09			
			TRACECLK			
86	C7	101	TIOB0_2	E	G	
			RTS4_2			
			P0A			
			SIN4_0			
87	D7	102	INT00_2	E	Н	
			FRCK1_0			
			MAD07			
			P0B			
			SOT4_0 (SDA4_0)			
88	A6	103	TIOB6_1	E	I	
			IC10_0	—		
				—		
			MAD06			



	Pin no.		Pin name	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120		туре	type
			POC		
			SCK4_0 (SCL4_0)	I/O circuit type E	
89	B6	104	TIOA6_1	E	1
			IC11_0		
			MAD05		
			POD		
			RTS4_0		
90	C6	105	TIOA3_2	E	1
			IC12_0		
			MAD04		
			POE		
			CTS4_0		
91	A5	106	TIOB3_2	F	1
			IC13_0	EEEE	
			MAD03		
-	D4	-	VSS	-	
-	C3	-	VSS		
			POF		
92	B5	107	NMIX		J
02	20	101	MAD02		Ŭ
			P68		
			SCK3_0		
-	-	108	(SCL3_0)	E	н
			TIOB7_2		
			INT12_2		
			P67		
		109	SOT3_0		
-	-	109	(SDA3_0)	E	1
			TIOA7_2		
			P66		
-	-	110	SIN3_0	F	н
		110	ADTG_8		
			INT11_2		
			P65		
-	-	111	TIOB7_0	E	1
			SCK5_1	-	
			(SCL5_1)		
			P64		
		440	TIOA7_0		
-	-	112	SOT5_1 (SDA5_1)	E	Н



	Pin no.		Pin name	I/O circuit	Pin state
LQFP-100	BGA-112	LQFP-120	Pin name	type	type
		P63	P63		
93	D6		INT03_0		
93		113	RX0_2	E	н
			MAD01		
-	-		SIN5_1		
			P62		
			SCK5_0 (SCL5_0)		1
94	C5	114	ADTG_3	E	
			TX0_2		
			MAD00		
			P61		1
95	B4	115	SOT5_0 (SDA5_0)	E	
			TIOB2_2	_	
			P60		
<u></u>		440	SIN5_0		
96	C4	116	TIOA2_2	E	Н
			INT15_1		
97	A4	117	VCC	-	•
98	A3	118	P80	Н	0
99	A2	119	P81	Н	0
100	A1	120	VSS	-	





List of pin functions

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Madula	Bin nomo	Function		Pin No.		
Module	Pin name	Function	LQFP-100	BGA-112	LQFP-120	
ADC	ADTG_0		84	A7	99	
	ADTG_1		7	D3	7	
	ADTG_2		18	F4	23	
	ADTG_3		94	C5	114	
	ADTG_4	A/D converter external trigger input pin.	-	-	81	
	ADTG_5		70	D11	80	
	ADTG_6		12	E4	17	
	ADTG_7		30	J5	35	
	ADTG_8		-	-	110	
	AN00		52	J11	62	
	AN01		53	J10	63	
	AN02		54	J8	64	
	AN03		55	H10	65	
	AN04		56	H9	66	
	AN05		57	H7	67	
	AN06		58	G10	68	
	AN07	A/D converter analog input pin.	59	G9	69	
	AN08	ANxx describes ADC ch.xx.	63	G8	73	
	AN09		64	F10	74	
	AN10		65	F9	75	
	AN11		66	E11	76	
	AN12		67	E10	77	
	AN13		68	F8	78	
	AN14		69	E9	79	
	AN15		70	D11	80	
Base Timer	TIOA0_0		27	J4	32	
0	TIOA0_1	Base timer ch.0 TIOA pin.	19	G3	24	
	TIOA0_2		85	B7	100	
	TIOB0_0		40	J6	45	
	TIOB0_1	Base timer ch.0 TIOB pin.	9	E1	14	
	TIOB0_2		86	BGA-112 A7 D3 F4 C5 - D11 E4 J5 - J11 J10 J8 H10 H9 H7 G10 G9 G8 F10 F9 E11 E10 F8 E9 D11 J4 G3 B7 J6	101	
Base Timer	TIOA1_0		28	L5	33	
1	TIOA1_1	Base timer ch.1 TIOA pin.	20	H1	25	
	TIOA1_2	1	5	D1	5	
	TIOB1_0		41	L7	46	
	TIOB1_1	Base timer ch.1 TIOB pin.	10	E2	15	
	TIOB1_2		6	D2	6	
Base Timer	TIOA2_0		29	K5	34	
2	TIOA2_1	Base timer ch.2 TIOA pin.	21	H2	26	
	TIOA2_2		96	C4	116	
	TIOB2_0		42	K7	47	
	TIOB2_1	Base timer ch.2 TIOB pin.	11	E3	16	
	TIOB2_2	1	95		115	





Madula	Din nomo	Function		Pin No.			
Module	Pin name	Function	LQFP-100	BGA-112	LQFP-120		
Base Timer	TIOA3_0		30	J5	35		
3	TIOA3_1	Base timer ch.3 TIOA pin.	22	G4	27		
	TIOA3_2		90	C6	105		
	TIOB3_0		43	H6	48		
	TIOB3_1	Base timer ch.3 TIOB pin.	12	E4	17		
	TIOB3_2		91	A5	106		
Base Timer	TIOA4_0		31	H5	36		
4	TIOA4_1	Base timer ch.4 TIOA pin.	23	H3	28		
	TIOA4_2		-	-	51		
	TIOB4_0		44	J7	49		
	TIOB4_1	Base timer ch.4 TIOB pin.	13	F1	18		
	TIOB4_2	-	-	-	52		
Base Timer	TIOA5_0		32	L6	37		
5	TIOA5_1	Base timer ch.5 TIOA pin.	24	J2	29		
	TIOA5_2	-	82	C8	97		
	TIOB5_0		45	K8	50		
	TIOB5_1	Base timer ch.5 TIOB pin.	14	F2	19		
	TIOB5_2	-	83	D9	98		
Base Timer	TIOA6_1	Base timer ch.6 TIOA pin.	89	B6	104		
6	TIOB6_1	Base timer ch.6 TIOB pin.	88	A6	103		
Base Timer	TIOA7_0		-	-	112		
7	TIOA7_1	Base timer ch.7 TIOA pin.	71	D10	86		
	TIOA7_2	-	-	-	109		
	TIOB7_0		-	-	111		
	TIOB7_1	Base timer ch.7 TIOB pin.	72	E8	87		
	TIOB7_2		-	-	108		
CAN 0	TX0_0		-	-	51		
	TX0_1	CAN interface ch.0 TX output.	13	F1	18		
	TX0_2	1	94	C5	114		
	RX0_0		-	-	52		
	RX0_1	CAN interface ch.0 RX input.	14	F2	19		
	RX0_2	1	93	D6	113		
CAN 1	TX1_0		-	-	84		
	 TX1_1	CAN interface ch.1 TX output.	-	-	12		
	 TX1_2		54	J8	64		
	RX1_0		-	-	85		
	 RX1_1	CAN interface ch.1 RX input.	-	-	11		
	 RX1_2		53	J10	63		



Module	Pin name	Function		Pin No.	
				BGA-112	LQFP-120
Debugger	SWCLK	Serial wire debug interface clock input.		B9	93
	SWDIO	Serial wire debug interface data input / output.	80	A8	95
	SWO	Serial wire viewer output.		B8	96
	TCK	JTAG test clock input.		B9	93
	TDI	JTAG test data input.		B11	94
	TDO	JTAG debug data output.		B8	96
	TMS	JTAG test mode state input/output.		A8	95
	TRACECLK	Trace CLK output of ETM.		C7	101
	TRACED0			C8	97
	TRACED1	Trace data output of FTM		D9	98
	TRACED2			A7	99
	TRACED3		85	B7	100
	TRSTX	JTAG test reset Input.	77	A9	92
External	MAD00		94	C5	114
Bus	MAD01		93	D6	113
	MAD02		81 78 79 81 80 86 82 83 84 85 77 94	B5	107
	MAD03		91	A5	106
	MAD04		90	C6	105
	MAD05		89	B6	104
	MAD06		88	A6	103
	MAD07		87	D7	102
	MAD08		55	H10	65
	MAD09		54	J8	64
	MAD10		45	K8	50
	MAD11		44	J7	49
	MAD12	External bus interface address bus.	43	H6	48
	MAD13		42	K7	47
	MAD14		41	L7	46
	MAD15		40	J6	45
	MAD16		39	K6	44
	MAD17		32	L6	37
	MAD18	82 83 84 85 JTAG test reset Input. 94 93 92 91 90 88 87 55 54 45 44 45 44 42 41 40 39 32 31 30 29 28 27 14 13 57 56 16	H5	36	
	MAD19		79 81 80 86 82 83 84 85 77 94 93 92 91 90 89 88 87 55 54 45 44 43 42 41 40 39 32 31 30 29 28 27 14 13 57 56 16 15 -	J5	35
	MAD20			K5	34
	MAD21		28	L5	33
	MAD22			J4	32
	MAD23	1		F2	19
	MAD24	1		F1	18
	MCSX0			H7	67
	MCSX1	1	-	H9	66
	MCSX2	-		G1	21
	MCSX3	-		F3	20
	MCSX4	External bus interface chip select output pin.		-	83
	MCSX5	-		-	82
	MCSX6			-	81
	MCSX0 MCSX7	-1		- D5	8



Module	Din nome	Function		Pin No.	
wodule	Pin name	Function	LQFP-100	BGA-112	LQFP-120
External	MDATA0		2	C1	2
Bus	MDATA1		3	C2	3
	MDATA2		4	B3	4
	MDATA3		5	D1	5
	MDATA4		6	D2	6
	MDATA5		7	D3	7
	MDATA6		9	E1	14
	MDATA7		10	E2	15
	MDATA8	External bus interface data bus.	63	G8	73
	MDATA9		64	F10	74
	MDATA10		65	F9	75
	MDATA11		66	E11	76
	MDATA12		67	E10	77
	MDATA13		68	F8	78
	MDATA10 MDATA11 MDATA12 MDATA13 MDATA14 MDATA15 MDQM0		69	E9	79
	MDATA15		70	D11	80
	MDATA6 MDATA7 MDATA8 MDATA9 MDATA10 MDATA10 MDATA11 MDATA12 MDATA12 MDATA13 MDATA13 MDATA14 MDATA15 MDQM0 MDQM1 MNALE MNCLE	External hus interface buts most simplicutant	11	E3	16
	MDQM1	External bus interface byte mask signal output.	12	E4	17
	MNALE	External bus interface ALE signal to control NAND Flash output pin.	-	-	9
	MNCLE	External bus interface CLE signal to control NAND Flash output pin.	-	-	10
	MNREX	External bus interface read enable signal to control NAND Flash.	-	-	12
	MNWEX	External bus interface write enable signal to control NAND Flash.	-	-	11
	MOEX	External bus interface read enable signal for SRAM.	58	G10	68
	MWEX	External bus interface write enable signal for SRAM.	59	G9	69



Medule	Din nome	Function		Pin No.			
Module	Pin name	Function	LQFP-100	BGA-112	LQFP-120		
External	INT00_0		2	C1	2		
nterrupt	INT00_1	External interrupt request 00 input pin.	82	C8	97		
	INT00_2		87	D7	102		
	INT00_0 INT00_1 INT00_2 INT01_0 INT01_1 INT01_2 INT02_0 INT02_1 INT02_1 INT02_1 INT02_1 INT02_1 INT02_1 INT03_1 INT03_1 INT03_1 INT04_1 INT05_0 INT05_1 INT05_1 INT05_2 INT06_1 INT06_2 INT08_2 INT09_1 INT09_2 INT10_1 INT12_1 INT12_1 INT12_1 INT13_1		3	C2	3		
	INT01_1	External interrupt request 01 input pin.	83	D9	98		
	INT01_2		-	-	85		
	INT02_0		4	B3	4		
	INT02_1	External interrupt request 02 input pin.	53	J10	63		
	INT02_2		-	-	82		
	INT03_0		93	D6	113		
	INT03_1	External interrupt request 03 input pin.	56	H9	66		
	INT03_2 9	E1	14				
		E4	17				
	INT04_1	External interrupt request 04 input pin.	59	G9	69		
	INT04_2		10	E2	15		
	INT05_0	External interrupt request 05 input pin.	74	C10	89		
	INT05_1		65	F9	75		
	INT05_2		11	E3	16		
	INT06_1		73	C11	88		
	INT06_2	External interrupt request 06 input pin.	45	K8	50		
	INT07_2	External interrupt request 07 input pin.	5	D1	5		
	INT08_1	External interrupt request 08 input pin.	14	F2	19		
	INT08_2	External interrupt request to input pin.	8	D5	8		
	INT09_1	External interrupt request 00 input pin	15	F3	20		
	INT09_2	External interrupt request 09 input pin.	-	-	11		
	INT10_1	External interrupt request 10 input his	16	G1	21		
	INT10_2	External interrupt request 10 input pin.	-	-	112		
	INT11_1	External interrupt request 11 input pin.	17	G2	22		
	INT11_2	External interrupt request 11 input pin.	-	-	110		
	INT12_1	External interrupt request 12 input his	27	J4	32		
	INT12_2	External interrupt request 12 input pin.	-	-	108		
	INT13_1	External interrupt request 12 input his	28	L5	33		
	INT13_2	External interrupt request 13 input pin.	-	-	52		
	INT14_1	External interrupt request 14 issues in	39	K6	44		
	INT14_2	External interrupt request 14 input pin.	-	-	53		
	INT15_1	External interrupt request 15 input pin.	96	C4	116		
	INT15_2	External interrupt request 15 input pin.	-	-	54		
	NMIX	Non-Maskable Interrupt input.	92	B5	107		



Module	Pin name	Function		Pin No.		
		i uncuon	LQFP-100	BGA-112	LQFP-120	
GPIO	P00		77	A9	92	
	P01		78	B9	93	
	P02		79	B11	94	
	P03		80	A8	95	
	P04		81	B8	96	
	P05		82	C8	97	
	P06		83	D9	98	
	P07	General-purpose I/O port 0.	84	A7	99	
	P08	General-purpose I/O port 0.	85	B7	100	
	P09		86	C7	101	
	P0A		87	D7	102	
	P0B		88	A6	103	
	P0C		89	B6	104	
	P0D		90	C6	105	
	P0E		91	A5	106	
	P0F		92	B5	107	
	P10		52	J11	62	
	P11		53	J10	63	
	P12		54	J8	64	
	P13		55	H10	65	
	P14		56	H9	66	
	P15		57	H7	67	
	P16		58	G10	68	
	P17		59	G9	69	
	P18	General-purpose I/O port 1.	63	G8	73	
	P19		64	F10	74	
	P1A		65	F9	75	
	P1B	1	66	E11	76	
	P1C		67	E10	77	
	P1D		68	F8	78	
	P1E	1	69	E9	79	
	P1F		70	D11	80	
	P20		74	C10	89	
	P21		73	C11	88	
	P22		72	E8	87	
	P23		71	D10	86	
	P24	General-purpose I/O port 2.	-	-	85	
	P25		-	-	84	
	P26		-	-	83	
	P27		-	-	82	
	P28	-1	-	-	81	



Module	Pin name	Function			
		Function	LQFP-100	BGA-112	LQFP-120
GPIO	P30		9	E1	14
	P31		10	E2	15
	P32		11	E3	16
	P33		12	E4	17
	P34		13	F1	18
	P35		14	F2	19
	P36		15	F3	20
	P37	General-purpose I/O port 3.	16	G1	21
	P38	General-purpose I/O poir 3.	17	G2	22
	P39		18	F4	23
	P3A		19	G3	24
	P3B	_	20	H1	25
	P3C	7	21	H2	26
	P3D	7	22	G4	27
	P3E		23	H3	28
	P3F		24	J2	29
	P40		27	J4	32
	P41		28	L5	33
	P42		29	K5	34
	P43		30	J5	35
	P44		31	H5	36
	P45		32	L6	37
	P46	General-purpose I/O port 4.	36	L3	41
	P47		37	K3	42
	P48		39	K6	44
	P49		40	J6	45
	P4A		41	L7	46
	P4B		42	K7	47
	P4C		43	H6	48
	P4D		44	J7	49
	P4E		45	K8	50
	P50		2	C1	2
	P51		3	C2	3
	P52		4	B3	4
	P53		5	D1	5
	P54		6	D2	6
	P55		7	D3	7
	P56	General-purpose I/O port 5.	8	D5	8
	P57		-	-	9
	P58		-	-	10
	P59		-	-	11
	P5A		-	-	12
	P5A P5B	-1	-	-	12



Module	Din nome	Function		Pin No.	
Module	Pin name	Function	LQFP-100	BGA-112	LQFP-120
GPIO	P60		96	C4	116
	P61		95	B4	115
	P62		94	C5	114
	P63		93	D6	113
	P64	General-purpose I/O port 6.	-	-	112
	P65		-	-	111
	P66		-	-	110
	P67		-	-	109
	P68		-	-	108
	P70		-	-	51
	P71		-	-	52
	P72	General-purpose I/O port 7.	-	-	53
	P73		-	-	54
	P74		-	-	55
	P80	General-purpose I/O port 8.	98	A3	118
	P81		99	A2	119
Multi	SIN0_0	Multifunction serial interface ch.0 input pin.	73	C11	88
Function Serial	SIN0_1		56	H9	66
0	SOT0_0 (SDA0_0)	Multifunction serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I ² C (operation mode 4).	72	E8	87
	SOT0_1 (SDA0_1)		57	H7	67
	SCK0_0 (SCL0_0)	Multifunction serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL0 when it is used in an I^2C (operation mode 4).	71	D10	86
	SCK0_1 (SCL0_1)		58	G10	68
Multi	SIN1_0	Multifunction parial interface of 1 input his	-	-	8
Function	SIN1_1	 Multifunction serial interface ch.1 input pin. 	53	J10	63
Serial 1	SOT1_0 (SDA1_0)	Multifunction serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a	-	-	9
	SOT1_1 (SDA1_1)	UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I ² C (operation mode 4).	54	J8	64
	SCK1_0 (SCL1_0)	Multifunction serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL1 when it is used in an I^2C (operation mode 4).	-	-	10
	SCK1_1 (SCL1_1)		55	H10	65



_2 2_0 2_0 2_1 7 2_1 1 2_2 2_2 2_2 2_2 2_0 2_0 2_0 2_1 X	Function Multifunction serial interface ch.2 input pin. Multifunction serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a JART/CSIO/LIN (operation modes 0 to 3) and as SDA2 when it is used in an I ² C (operation mode 4).	LQFP-100 - - 59 - - 63	BGA-112 - - G9 - - - G8	LQFP-120 53 85 69 54 84
_1 N _2 0 2_0 N 2_0 N 2_1 T 2_1 U 2_2 S 2_2 S 2_2 S 2_0 N 2_2 S 2_0 N 2_0 N 2_0 N 2_1 T	Multifunction serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a JART/CSIO/LIN (operation modes 0 to 3) and as	59 - -	- G9 - -	85 69 54 84
$\begin{array}{c c} 2 \\ 2 \\ $	Multifunction serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a JART/CSIO/LIN (operation modes 0 to 3) and as	59 - -	G9 - -	69 54 84
$\begin{array}{c} 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 $	This pin operates as SOT2 when it is used in a JART/CSIO/LIN (operation modes 0 to 3) and as	-	-	54 84
$\begin{array}{c c} 2 \\ 2 \\ 2 \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ -$	This pin operates as SOT2 when it is used in a JART/CSIO/LIN (operation modes 0 to 3) and as	-		84
$\begin{array}{c c} \hline 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 0 \\ 2 \\ 0 \\ 2 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1$	This pin operates as SOT2 when it is used in a JART/CSIO/LIN (operation modes 0 to 3) and as	-		84
2_1) U 2_2 S 2_2 S 2_2) 2_0 2_0 N 2_0 N 2_1 T	JART/CSIO/LIN (operation modes 0 to 3) and as			
2_2 S 2_2) 2_0 2_0 M 2_0 M 2_1 T		63	G8	
2_2) 2_0 2_0) 2_1	SDA2 when it is used in an I ² C (operation mode 4).	63	G8	
2_0 2_0) N 2_1 T			00	73
2_0) N 2_1 T				10
2_1 T		-	-	55
_	Multifunction serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL2 when it is used in an I^2C (operation mode 4).			
		-	-	83
,				
		64	F10	74
2_2) _0	Multifunction serial interface ch.3 input pin.	-	-	110
				-
		2	C1	2
		39	K6	44
_		-	-	109
<i>i</i>				
		3	C2	3
,				
	$50A3$ when it is used in an $1 \circ (operation mode 4).$	40	J6	45
,				
		-	-	108
· · · · ·	· · · · · · · · · · · · · · · · · · ·			
<u>/_</u> /	UART/CSIO (operation modes 0 to 2) and as SCL3	4	B3	4
3 1)				
,	when it is used in an I ² C (operation mode 4).	41	L7	46
	2 _0 3_0) _1 3_1) 2 3_2) 3_2) 3_2) 3_2) 3_2) 3_2) 3_2) 3_2) 1 3_2) 1 2 3_2) 1 2 3_2) 1 1	2 _0 3_0) Multifunction serial interface ch.3 output pin. _1 This pin operates as SOT3 when it is used in a 3_1) UART/CSIO/LIN (operation modes 0 to 3) and as _2 SDA3 when it is used in an I ² C (operation mode 4). 3_2)	2 39 _0	2 39 K6 _0



Module	Din nome	Function		Pin No.	
wodule	Pin name	Function	LQFP-100	BGA-112	LQFP-120
Multi	SIN4_0		87	D7	102
Function	SIN4_1	Multifunction serial interface ch.4 input pin.	65	F9	75
Serial 4	SIN4_2		82	C8	97
4	SOT4_0		88	A6	103
	(SDA4_0)	Multifunction serial interface ch.4 output pin.	00	7.0	105
	SOT4_1	This pin operates as SOT4 when it is used in a	66	E11	76
	(SDA4_1)	UART/CSIO/LIN (operation modes 0 to 3) and as			10
	SOT4_2	SDA4 when it is used in an I^2C (operation mode 4).	83	D9	98
	(SDA4_2)				
	SCK4_0		89	B6	104
	(SCL4_0)	Multifunction serial interface ch.4 clock I/O pin.			
	SCK4_1 (SCL4_1)	This pin operates as SCK4 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL4 when it is used in an I^2C (operation mode 4).	67	E10	77
	SCK4_2		84	A7	
	(SCL4_2)				99
	RTS4_0	Multifunction serial interface ch.4 RTS output pin.	90	C6	105
	RTS4_1		69	E9	79
	RTS4_2		86	C7	101
	CTS4_0	Multifunction serial interface ch.4 CTS input pin.	91	A5	106
	CTS4_1		68	F8	78
	CTS4_2		85	B7	100
Multi	SIN5_0	Multifunction serial interface ch.5 input pin.	96	C4	116
Function	SIN5_1		-	-	113
Serial 5	SIN5_2		15	F3	20
5	SOT5_0		95	B4	115
	(SDA5_0)	Multifunction serial interface ch.5 output pin.	95	D4	115
	SOT5_1	This pin operates as SOT5 when it is used in a	_	_	112
	(SDA5_1)	UART/CSIO/LIN (operation modes 0 to 3) and as			112
	SOT5_2	SDA5 when it is used in an I^2C (operation mode 4).	16	G1	21
	(SDA5_2)				
	SCK5_0 (SCL5_0)		94	C5	114
	SCK5_1	_ Multifunction serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a			
	(SCL5_1)	UART/CSIO (operation modes 0 to 2) and as SCL5	-	-	111
	SCK5_2	when it is used in an I^2C (operation mode 4).	17	G2	22
	(SCL5_2)		17	62	~~





Module	Pin name	Function	Pin No.		
wodule			LQFP-100	BGA-112	LQFP-120
Multi	SIN6_0	Multifunction serial interface ch.6 input pin.	5	D1	5
Function	SIN6_1		12	E4	17
Serial 6	SOT6_0 (SDA6_0)	Multifunction serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a	6	D2	6
	SOT6_1 (SDA6_1)	UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I^2C (operation mode 4).	11	E3	16
	SCK6_0 (SCL6_0)	Multifunction serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL6 when it is used in an I^2C (operation mode 4).	7	D3	7
	SCK6_1 (SCL6_1)		10	E2	15
Multi	SIN7_0	Multifunction serial interface ch.7 input pin.	-	-	11
Function	SIN7_1		45	K8	50
Serial 7	SOT7_0 (SDA7_0)	Multifunction serial interface ch.7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA7 when it is used in an I^2C (operation mode 4).	-	-	12
	SOT7_1 (SDA7_1)		44	J7	49
	SCK7_0 (SCL7_0)	Multifunction serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL7 when it is used in an I^2C (operation mode 4).	-	-	13
	SCK7_1 (SCL7_1)		43	H6	48



Module	Pin name	Europe Gara	Pin No.		
wodule		Function	LQFP-100	BGA-112	LQFP-120
Multi	DTTI0X_0	Input signal controlling wave form generator outputs RTO00	18	F4	23
Function	DTTI0X_1	to RTO05 of multi-function timer 0.	69	E9	79
Timer 0	FRCK0_0	16 hit free run timer ab 0 outernel cleak input nin	13	F1	18
0	FRCK0_1	16-bit free-run timer ch.0 external clock input pin.	70	D11	80
	IC00_0		17	G2	22
	IC00_1		65	F9	75
	IC01_0		16	G1	21
	IC01_1	16-bit input capture ch.0 input pin of multi-function timer 0.	66	E11	76
	IC02_0	ICxx desicribes chanel number.	15	F3	20
	IC02_1		67	E10	77
	IC03_0		14	F2	19
	IC03_1	-	68	F8	78
	RTO00_0 (PPG00_0)	Wave form generator output of multi-function timer 0. This pin operates as PPG00 when it is used in PPG 0 output modes.	19	G3	24
	RTO00_1 (PPG00_1)		71	D10	86
	RTO01_0 (PPG00_0)	Wave form generator output of multi-function timer 0. This pin operates as PPG00 when it is used in PPG 0 output modes.	20	H1	25
	RTO01_1 (PPG00_1)		-	-	85
	RTO02_0 (PPG02_0)	Wave form generator output of multi-function timer 0. This pin operates as PPG02 when it is used in PPG 0 output modes.	21	H2	26
	RTO02_1 (PPG02_1)		-	-	84
	RTO03_0 (PPG02_0)	Wave form generator output of multi-function timer 0.	22	G4	27
	RTO03_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG 0 output modes.	-	-	83
	RTO04_0 (PPG04_0)	Wave form generator output of multi-function timer 0.	23	НЗ	28
	RTO04_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG 0 output modes.	-	-	82
	RTO05_0 (PPG04_0)	Wave form generator output of multi-function timer 0.	24	J2	29
	RTO05_1 (PPG04_1)	 This pin operates as PPG04 when it is used in PPG 0 output modes. 	-	-	81



Module	Din nome	Function	Pin No.		
wodule	Pin name	Function	LQFP-100	BGA-112	LQFP-120
Multi	DTTI1X_0	Input signal controlling wave form generator outputs	8	D5	8
Function Timer	DTTI1X_1		39	K6	44
1	FRCK1_0	16-bit free-run timer ch.1 external clock input pin.	87	D7	102
	FRCK1_1		44	J7	49
	IC10_0		88	A6	103
	IC10_1		40	J6	45
	IC11_0		89	B6	104
	IC11_1	16-bit input capture ch.0 input pin of multi-function timer 1.	41	L7	46
	IC12_0	 ICxx describes channel number. 	90	C6	105
	IC12_1		42	K7	47
	IC13_0		91	A5	106
	IC13_1		43	H6	48
	RTO10_0 (PPG10_0)	Wave form generator output of multi-function timer 1. This pin operates as PPG10 when it is used in PPG 1 output modes.	2	C1	2
	RTO10_1 (PPG10_1)		27	J4	32
	RTO11_0 (PPG10_0)	Wave form generator output of multi-function timer 1. This pin operates as PPG10 when it is used in PPG 1 output modes.	3	C2	3
	RTO11_1 (PPG10_1)		28	L5	33
	RTO12_0 (PPG12_0)	Wave form generator output of multi-function timer 1. This pin operates as PPG12 when it is used in PPG 1 output modes.	4	B3	4
	RTO12_1 (PPG12_1)		29	K5	34
	RTO13_0 (PPG12_0)	Wave form generator output of multi-function timer 1. This pin operates as PPG12 when it is used in PPG 1 output modes.	5	D1	5
	RTO13_1 (PPG12_1)		30	J5	35
	RTO14_0 (PPG14_0)	Wave form generator output of multi-function timer 1.	6	D2	6
	RTO14_1 (PPG14_1)	This pin operates as PPG14 when it is used in PPG 1 output modes.	31	H5	36
	RTO15_0 (PPG14_0)	Wave form generator output of multi-function timer 1. This pin operates as PPG14 when it is used in PPG 1	7	D3	7
	RTO15_1 (PPG14_1)	output modes.	32	L6	37





Madula	Din nome	Function	Pin No.			
Module	Pin name		LQFP-100	BGA-112	LQFP-120	
Quadrature	AIN0_0		9	E1	14	
Position/ Revolution	AIN0_1	QPRC ch.0 AIN input pin.	40	J6	45	
Counter	AIN0_2		2	C1	2	
0	BIN0_0		10	E2	15	
	BIN0_1	QPRC ch.0 BIN input pin.	41	L7	46	
	BIN0_2		3	C2	3	
	ZIN0_0	QPRC ch.0 ZIN input pin.	11	E3	16	
	ZIN0_1		42	K7	47	
	ZIN0_2		4	B3	4	
Quadrature Position/ Revolution	AIN1_1	OPPC ob 1 AIN input nin	74	C10	89	
	AIN1_2	QPRC ch.1 AIN input pin.	43	H6	48	
Counter	BIN1_1	OPPC ob 1 PIN input nin	73	C11	88	
1	BIN1_2	QPRC ch.1 BIN input pin.	44	J7	49	
	ZIN1_1	OPPC ob 1 ZIN input pip	72	E8	87	
	ZIN1_2	 QPRC ch.1 ZIN input pin. 	45	K8	50	




Madula	Din nome	Function		Pin No.	
Module	Pin name	Function	LQFP-100	BGA-112	LQFP-120
Reset	INITX	External Reset Input. A reset is valid when INITX=L.	38	K4	43
Mode	MD0	Mode 0 pin. During normal operation, MD0=L must be input. During serial programming to flash memory, MD0=H must be input.	47	L8	57
	MD1	Mode 1 pin. Input must always be at the "L" level.	46	K9	56
Power	VCC		1	B1	1
	VCC		26	J1	31
	VCC	Power Pin.	35	K1	40
	VCC		51	K11	61
	VCC		76	A10	91
	VCC		97	A4	117
GND	VSS		-	B2	-
	VSS		25	L1	30
	VSS		-	K2	-
	VSS		-	J3	-
	VSS		-	H4	-
	VSS		34	L4	39
	VSS		50	L11	60
	VSS		-	K10	-
	VSS	GND Pin.	-	J9	-
	VSS		-	H8	-
	VSS		-	B10	-
	VSS		-	C9	-
	VSS		75	A11	90
	VSS		-	D8	-
	VSS		-	D4	-
	VSS		-	C3	-
	VSS		100	A1	120
Clock	X0	Main clock (oscillation) input pin.	48	L9	58
	X0A	Sub clock (oscillation) input pin.	36	L3	41
	X1	Main clock (oscillation) I/O pin.	49	L10	59
	X1A	Sub clock (oscillation) I/O pin.	37	K3	42
	CROUT	Built-in High-speed CR-osc clock output port.	74	C10	89
Analog	AVCC	A/D converter analog power pin.	60	H11	70
Power	AVRH	A/D converter analog reference voltage input pin.	61	F11	71
Analog GND	AVSS	A/D converter GND pin.	62	G11	72
C-pin	С	Power stabilization capacity pin.	33	L2	38

Note:


 While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.




5. I/O Circuit Type


















6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress' recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- 2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

When you open Dry Package that recommends humidity 40% to 70% relative humidity.

- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h



Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $M\Omega$).

Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.

- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



7. Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 µF be connected as a bypass capacitor between each Power supply pin and GND pin near this device.

Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/µs when there is a momentary fluctuation on switching the power supply.

Crystal oscillator circuit


Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Using an external clock

When using an external clock, the clock signal should be input to the X0, X0A pin only and the X1,X1A pin should be kept open.



Handling when using Multi function serial pin as I²C pin

If it is using multi function serial pin as I^2C pins, P-ch transistor of digital output is always disable. However, I^2C pins need to keep the electrical characteristic like other pins and not to connect to external I^2C bus system with power OFF.




C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (C_S) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use

by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7µF would be recommended for this series.



Mode pins (MD0, MD1)

Connect the MD pin (MD0, MD1) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

Notes on power-on

Turn power on/off in the following order or at the same time. If not using the A/D converter, connect AVCC =VCC and AVSS = VSS.

Turning on : VCC \rightarrow AVCC \rightarrow AVRH

Turning off : AVRH \rightarrow AVCC \rightarrow VCC

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.


Differences in features among the products with different memory sizes and between FLASH products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between FLASH products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.



8. Block Diagram




9. Memory Size

See "Memory size" in "1.Product Lineup" to confirm the memory size.



10. Memory Map


Memory Map (1)







Memory Map (2)



*: See "MB9B500/400/300/100/MB9A100 Series Flash programming Manual" for sector structure of Flash.



Peripheral Address Map

Start address	End address	Bus	Peripherals	
0x4000_0000	0x4000_0FFF		Flash Memory I/F register	
0x4000_1000	0x4000_FFFF	— AHB	Reserved	
0x4001_0000	0x4001_0FFF		Clock/Reset Control	
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer	
0x4001_2000	0x4001_2FFF	4000	Software Watchdog timer	
0x4001_3000	0x4001_4FFF	APB0	Reserved	
0x4001_5000	0x4001_5FFF		Dual-Timer	
0x4001_6000	0x4001_FFFF		Reserved	
0x4002_0000	0x4002_0FFF		Multi-function timer unit0	
0x4002_1000	0x4002_1FFF		Multi-function timer unit1	
0x4002_2000	0x4002_3FFF		Reserved	
0x4002_4000	0x4002_4FFF		PPG	
0x4002_5000	0x4002_5FFF		Base Timer	
0x4002_6000	0x4002_6FFF	APB1	Quadrature Position/Revolution Counter	
0x4002_7000	0x4002_7FFF		A/D Converter	
0x4002_8000	0x4002_DFFF		Reserved	
0x4002_E000	0x4002_EFFF		Internal CR trimming	
0x4002_F000	0x4002_FFFF		Reserved	
0x4003_0000	0x4003_0FFF		External Interrupt Controller	
0x4003_1000	0x4003_1FFF		Interrupt Request Batch-Read Function	
0x4003_2000	0x4003_2FFF		Reserved	
0x4003_3000	0x4003_3FFF		GPIO	
0x4003_4000	0x4003_4FFF		Reserved	
0x4003_5000	0x4003_5FFF		Low Voltage Detector	
0x4003_6000	0x4003_6FFF	APB2	Reserved	
0x4003_7000	0x4003_7FFF		CAN prescaler	
0x4003_8000	0x4003_8FFF		Multi-function serial Interface	
0x4003_9000	0x4003_9FFF		CRC	
0x4003_A000	0x4003_AFFF		Watch Counter	
0x4003_B000	0x4003_EFFF		Reserved	
0x4003_F000	0x4003_FFFF		External Memory interface	
0x4004_0000	0x4004_FFFF		Reserved	
0x4005_0000	0x4005_FFFF		Reserved	
0x4006_0000	0x4006_0FFF		DMAC register	
0x4006_1000	0x4006_1FFF	AHB	Reserved	
0x4006_2000	0x4006_2FFF		CAN ch.0	
0x4006_3000	0x4006_3FFF		CAN ch.1	
0x4006_4000	0x41FF_FFFF		Reserved	



11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■INITX=0

This is the period when the INITX pin is the "L" level.

■INITX=1

This is the period when the INITX pin is the "H" level.

■SPL=0

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "0".

■SPL=1

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to "1".

■Input enabled

Indicates that the input function can be used.

■Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

■Hi-Z

Indicates that the output drive transistor is disabled and the pin is put in the Hi-Z state.

Setting disabled

Indicates that the setting is disabled.

■Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

■Analog input is enabled

Indicates that the analog input is enabled.

■Trace output

Indicates that the trace function can be used.



List of Pin Status

Pin status function group		Power-on reset or low voltage detection state	INITX input state	Device internal reset state	internal or sleep reset state mode state		Fimer mode or sleep mode state		
type	Function group	Power supply Power supply stable unstable		Power supply stable	Power supply stable				
		-	INITX=0	INITX=1	INITX=1		X=1		
		-	-	-	-	SPL=0	SPL=1		
A	Main crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled		
В	Main crystal oscillator output pin	H output/ Internal input fixed at "0"/ or Input enabled	H output/ Internal input fixed at "0"	H output/ Internal input fixed at "0"	Maintain previous state/ H output at oscillation stop (*1)/ Internal input fixed at "0"	Maintain previous state/ H output at oscillation stop (*1)/ Internal input fixed at "0"	Maintain previous state/ H output at oscillation stop (*1)/ Internal input fixed at "0"		
С	INITX input pin	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled		
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled		
E	JTAG selected	Hi-Z	Pull-up/ Input enabled	Pull-up/ Input enabled	Maintain previous state	Maintain previous state	Maintain previous state		
	GPIO selected	Setting disabled	Setting disabled	Setting disabled			Hi-Z/ Internal input fixed at "0"		
F	Trace selected	Setting	Setting	Setting	Maintain	Maintain	Trace output		
	External interrupt enabled selected	disabled	disabled	disabled	previous state	previous state	Maintain previous state		
	GPIO selected, or other than above resource selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"		



Pin status	-	Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state		or sleep mode ate
type	Function group	Power supply unstable	Power su	oply stable	Power supply stable	Power su	pply stable
		-	INITX=0	INITX=1	INITX=1		ГX=1
		-	-	-	-	SPL=0	SPL=1
G	Trace selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous	Maintain previous	Trace output
	GPIO selected, or other than above resource selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	state	state	Hi-Z/ Internal input fixed at "0"
Н	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected, or other than above resource selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"
I	GPIO selected, resource selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
J	NMIX selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected, or other than above resource selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"



Pin status		Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state Power		or sleep mode ate
type	Function group	Power supply unstable	Power sup	Power supply stable		•	oply stable
		-	INITX=0	INITX=1	INITX=1		`X=1
		-	-	-	-	SPL=0	SPL=1
К	Analog input selected	Hi-Z	Hi-Z/ Internal input fixed at "0"/				
			Analog input enabled				
	GPIO selected, or other than above resource selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
L	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state
	Analog input selected	Hi-Z	Hi-Z/ Internal input fixed at "0"/ Analog input enabled				
	GPIO selected, or other than above resource selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
М	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	Sub crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled



Pin status	Pin status		INITX input state	Device internal reset state	Run mode or sleep mode state		or sleep mode ate
type	Function group	Power supply unstable	Power supply stable		Power supply stable	Power sup	oply stable
		-	INITX=0	INITX=1	INITX=1		X=1
		-	-	-	-	SPL=0	SPL=1
N	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	Sub crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Maintain previous state	Maintain previous state/ Hi-Z at oscillation stop (*2)/ Internal input fixed at "0"	Maintain previous state/ Hi-Z at oscillation stop (*2)/ Internal input fixed at "0"
0	GPIO selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"

*1: Oscillation is stopped at sub timer mode, Low speed CR timer mode, and stop mode.

*2: Oscillation is stopped at stop mode.





12. Electrical Characteristics

12.1 Absolute Maximum Ratings

Parameter	Symbol	Ra	ating	Unit	Remarks
	Symbol	Min	Max	Unit	Reillarks
Power supply voltage*1,*2	V _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog power supply voltage*1,*3	AV _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog reference voltage*1,*3	AVRH	V _{SS} - 0.5	V _{SS} + 6.5	V	
Input voltage*1	Vi	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	
Analog pin input voltage*1	VIA	V _{SS} - 0.5	AV _{CC} + 0.5 (≤ 6.5 V)	V	
Output voltage*1	Vo	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	
Clamp maximum current	I _{CLAMP}	-2	+2	mA	*7
Clamp total maximum current	Σ[I _{CLAMP}]		+20	mA	*7
			10	mA	4mA type
"L" level maximum output current*4	IOL	-	20	mA	12mA type
			39	mA	P80, P81
			4	mA	4mA type
"L" level average output current* ⁵	I _{OLAV}	-	12	mA	12mA type
			19.7	mA	P80, P81
"L" level total maximum output current	Σl _{OL}	-	100	mA	
"L" level total average output current*6	∑I _{OLAV}	-	50	mA	
			- 10	mA	4mA type
"H" level maximum output current*4	I _{OH}	-	- 20	mA	12mA type
			- 39	mA	P80, P81
			- 4	mA	4mA type
"H" level average output current*5	I _{OHAV}	-	- 12	mA	12mA type
			- 25.3	mA	P80, P81
"H" level total maximum output current	∑I _{ОН}	-	- 100	mA	
"H" level total average output current*6	ΣI _{OHAV}	-	- 50	mA	
Power consumption	PD	-	800	mW	
Storage temperature	T _{STG}	- 55	+ 150	°C	

*1: These parameters are based on the condition that V_{SS} = AV_{\text{SS}} = 0.0 V.

*2: V_{CC} must not drop below V_{SS} - 0.5 V.

*3: Be careful not to exceed V_{CC} + 0.5 V, for example, when the power is turned on.


*4: The maximum output current is the peak value for a single pin.

*5: The average output is the average current for a single pin over a period of 100 ms.

*6: The total average output current is the average current for all pins over a period of 100 ms.



- *7:
- See "List of Pin Functions" and "I/O Circuit Type" about +B input available pin.
- Use within recommended operating conditions.
- Use at DC voltage (current) the +B input.
- The +B signal should always be applied a limiting resistance placed between the +B signal and the device.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the device drive current is low, such as in the low-power consumption modes, the +B input potential may pass through the protective diode and increase the potential at the VCC and AVCC pin, and this may affect other devices.
- Note that if a +B signal is input when the device power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- The following is a recommended circuit example (I/O equivalent circuit).



WARNING:

 Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



12.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0.0V)$

Para	meter	Symbol Condi	Conditions	Conditions Value	ue	Unit	Remarks
Гага	lielei	Symbol	Conditions	Min	Max	Unit	Relliarks
Power supply voltage		Vcc	-	2.7* ²	5.5	V	
Analog power su	Analog power supply voltage		-	2.7	5.5	V	$AV_{CC} = V_{CC}$
Analog reference voltage		AVRH	-	2.7	AV _{CC}	V	
Smoothing capacitor		Cs	-	1	10	μF	For built-in regulator*1
Operating Temperature			When mounted on four-layer PCB	- 40	+ 85	°C	
		T _A	When mounted on	- 40	+ 85	°C	I _{CC} <u>≤</u> 100 mA
remperatore	LBC112		double-sided single-layer PCB	- 40	+ 70	°C	I _{CC} > 100 mA

*1: See "C Pin" in "7.Handling Devices" for the connection of the smoothing capacitor.

*2: In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate only.

WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



12.3 DC Characteristics

12.3.1 Current rating

-		Pin		Va	lue		_ .	
Parameter	Symbol	name		Conditions			Unit	Remarks
				CPU: 80 MHz, Peripheral: 40 MHz, FLASH 2Wait FRWTR.RWT = 10 FSYNDN.SD = 000	96	118	mA	*1, *5
RUN mode current			PLL	CPU: 60 MHz, Peripheral: 30 MHz, FLASH 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	76	94	mA	*1, *5
			RUN mode	CPU: 80 MHz, Peripheral: 40 MHz, FLASH 5 Wait FRWTR.RWT = 10 FSYNDN.SD = 011	66	82	mA	*1, *5
	Icc	Icc VCC		CPU: 60 MHz, Peripheral: 30 MHz, FLASH 3 Wait FRWTR.RWT = 00 FSYNDN.SD = 011	52	65	mA	*1, *5
			High-speed CR RUN mode	CPU/Peripheral: 4 MHz ^{*2} FLASH 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	6.0	9.2	mA	*1
			Sub RUN mode	CPU/Peripheral: 32 kHz FLASH 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	0.2	2.24	mA	*1, *6
			Low-speed CR RUN mode	CPU/Peripheral: 100 kHz FLASH 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	0.3	2.36	mA	*1
			PLL SLEEP mode	Peripheral: 40 MHz	43	54	mA	*1, *5
SLEEP mode I _{CCS} current			High-speed CR SLEEP mode	Peripheral: 4 MHz* ²	3.5	6.2	mA	*1
		Sub SLEEP mode	Peripheral: 32 kHz	0.15	2.18	mA	*1, *6	
	rta ara fiyad		Low-speed CR SLEEP mode	Peripheral: 100 kHz	0.22	2.27	mA	*1

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

*1: When all ports are fixed.

*2: When setting it to 4 MHz by trimming.

*3: $T_A = +25^{\circ}C$, $V_{CC} = 3.3 V$

*4: $T_A = +85^{\circ}C$, $V_{CC} = 5.5 V$

*5: When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit)

*6: When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit)



Demonster	0h.al	Pin			Va	lue	1 June 14	Remarks	
Parameter	Symbol	name		Conditions		Max* ³	Unit	Remarks	
		Main	$T_A = + 25^{\circ}C$, When LVD is off	2.4	2.5	mA	*1, *4		
TIMER			TIMER mode	$T_A = + 85^{\circ}C$, When LVD is off	-	5.4	mA	*1, *4	
mode I _{CCT} current	VCC	Sub TIMER mode	$T_A = + 25^{\circ}C$, When LVD is off	110	300	μA	*1, *5		
	VCC		$T_A = + 85^{\circ}C$, When LVD is off	-	2.2	mA	*1, *5		
STOP				STOP mode	$T_A = + 25^{\circ}C$, When LVD is off	50	200	μA	*1
mode I _{CCH} current		STOP mode	$T_A = + 85^{\circ}C$, When LVD is off	-	2	mA	*1		

 $(V_{CC} = A V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$

*1: When all ports are fixed.

*2: V_{CC} = 3.3 V

*3: $V_{CC} = 5.5 V$

*4: When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit)

*5: When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit)

Low-Voltage Detection Current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Farallieter	Symbol	name	Conditions	Тур	Max	Unit	Relliarks	
Low-Voltage detection circuit (LVD) power supply current	ICCLVD	VCC	At operation for interrupt	2	10	μA	At not detect	

Flash Memory Current

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C to + 85°C)

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Falalletei	Symbol	name	Conditions	Тур	Max	Onic	Remarks	
Flash memory write/erase current	I _{CCFLASH}	VCC	At Write/Erase	13	24	mA		

A/D Converter Current

 $(V_{CC}$ = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, T_{A} = - 40°C to + 85°C)

Deremeter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Parameter	Symbol	name	Conditions	Тур	Max	Unit	Remarks	
Power supply	lagua	AVCC	At 1unit operation	2.3	3.6	mA		
current	I _{CCAD} AVCC		At stop	0.1	2	μA		
Reference power supply current	I _{CCAVRH}	AVRH	At 1unit operation AVRH=5.5V	2.2	3.0	mA		
supply surface			At stop	0.03	0.6	μA		



12.3.2 Pin Characteristics

Deremeter	Symbol	Din nome	Conditions		Value		l lmit	Bemerke
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level input voltage (hysteresis input)	V _{IHS}	CMOS hysteresis input pin, MD0,1	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	
"L" level input voltage (hysteresis input)	V _{ILS}	CMOS hysteresis input pin, MD0,1	-	V _{SS} - 0.3	-	V _{CC} × 0.2	V	
		4mA type	$V_{CC} \ge 4.5 V$ $I_{OH} = -4 mA$ $V_{CC} < 4.5 V$ $I_{OH} = -2 mA$	V _{CC} - 0.5	-	V _{cc}	V	
"H" level output voltage	V _{OH}	12mA type	$V_{CC} \ge 4.5 V$ $I_{OH} = -12 mA$ $V_{CC} < 4.5 V$ $I_{OH} = -8 mA$	V _{CC} - 0.5	-	V _{CC}	V	
		P80, P81	$V_{CC} \ge 4.5 V$ $I_{OH} = -25.3 mA$ $V_{CC} < 4.5 V$ $I_{OH} = -13.4 mA$	V _{CC} - 0.4	-	V _{cc}	V	
		4mA type	$V_{CC} \ge 4.5 V$ $I_{OL} = 4 mA$ $V_{CC} < 4.5 V$ $I_{OL} = 2 mA$	– V _{SS}	-	0.4	V	
"L" level output voltage	V _{OL}	12mA type	$V_{CC} \ge 4.5 \text{ V}$ $I_{OL} = 12 \text{ mA}$ $V_{CC} < 4.5 \text{ V}$ $I_{OL} = 8 \text{ mA}$	- V _{SS}	-	0.4	V	
		P80, P81	$V_{CC} \ge 4.5 V$ $I_{OL} = 19.7 mA$ $V_{CC} < 4.5 V$ $I_{OL} = 11.9 mA$	– V _{SS}	-	0.4	V	
Input leak current	I _{IL}	-	-	- 5	-	5	μA	
Pull-up resistance	R _{PU}	Pull-up pin	$V_{CC} \geq 4.5 \ V$	25	50	100	kΩ	
value	I VPU	i ui-up più	$V_{CC} < 4.5 \ V$	30	80	200	1/77	
Input capacitance	C _{IN}	Other than V _{CC} , V _{SS} , AV _{CC} , AV _{SS} , AVRH	-	-	5	15	pF	

(V_{CC} = A V_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C to + 85°C)



12.4 AC Characteristics


12.4.1 Main Clock Input Characteristics

Demonster	0	Pin	O a maliti a ma	Va	lue	11	Demender
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks
			$V_{CC} \geq 4.5 \ V$	4	48	MHz	When crystal oscillator is
Input frequency	F _{CH}		$V_{CC} < 4.5 \ V$	4	20	IVILL	connected
input nequency	ГСН		$V_{CC} \geq 4.5 \ V$	4	48	MHz	When using external
			$V_{CC} < 4.5 \ V$	4	20		clock
Input clock cycle	+	X0	$V_{CC} \geq 4.5 \ V$	20.83	250	ns	When using external
Input clock cycle	t _{CYLH}	X1	$V_{CC} < 4.5 \ V$	50	250	115	clock
Input clock pulse width	-		P _{WH} /t _{CYLH} P _{WL} /t _{CYLH}	45	55	%	When using external clock
Input clock rise time and fall time	t _{CF} t _{CR}		-	-	5	ns	When using external clock
	F _{CM}	-	-	-	80	MHz	Master clock
Internal operating clock*1	F _{CC}	-	-	-	80	MHz	Base clock (HCLK/FCLK)
frequency	F _{CP0}	-	-	-	40	MHz	APB0 bus clock* ²
пециенсу	F _{CP1}	-	-	-	40	MHz	APB1 bus clock*2
	F _{CP2}	-	-	-	40	MHz	APB2 bus clock*2
Internal operating	t _{cycc}	-	-	12.5	-	ns	Base clock (HCLK/FCLK)
clock*1	t _{CYCP0}	-	-	25	-	ns	APB0 bus clock*2
cycle time	t _{CYCP1}	-	-	25	-	ns	APB1 bus clock*2
	t _{CYCP2}	-	-	25	-	ns	APB2 bus clock*2

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

*1: For more information about each internal operating clock, see "CHAPTER 2-1: Clock" in "FM3 Family Peripheral Manual".

*2: For about each APB bus which each peripheral is connected to, see "Block Diagram" in this data sheet.






12.4.2 Sub Clock Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Value			Unit	Remarks
Farameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
	-		-	-	32.768	-	kHz	When crystal oscillator is connected
Input frequency F _{CL}	X0A	-	32	-	100	kHz	When using external clock	
Input clock cycle	t _{CYLL}	X1A	-	10	-	31.25	μs	When using external clock
Input clock pulse width	-		Pwh/t _{CYLL} PwL/t _{CYLL}	45	-	55	%	When using external clock



12.4.3 Built-in CR Oscillation Characteristics

Built-in high-speed CR

$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks	
Farameter	Symbol	Conditions	Min	Тур	Мах	Unit	Remarks	
		T _A = + 25°C		4	4.08			
Clock frequency	F _{CRH}	$T_A = 0^{\circ}C$ to + 70°C	3.84	4	4.16	MHz	When trimming* ¹	
		$T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$	3.8	4	4.2			
		$T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$	3	4	5		When not trimming	
Frequency stability time	t _{CRWT}	-	-	-	50	μs	*2	

*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

*2: Frequency stable time is time to stable of the frequency of the High-speed CR clock after the trim value is set. After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.

Built-in low-speed CR

$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol Conditions		Value			Unit	Remarks	
Parameter Symbol		Conditions	Min	Тур	Max	Onit	Remarks	
Clock frequency	F _{CRL}	-	50	100	150	kHz		



12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Value			Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Unit	Reindiks
PLL oscillation stabilization wait time (LOCK UP time)*1	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	f _{PLLI}	4	-	30	MHz	
PLL multiple rate	-	4	-	30	multiple	
PLL macro oscillation clock frequency	f _{PLLO}	60	-	120	MHz	
Main PLL clock frequency* ²	F _{CLKPLL}	-	-	80	MHz	

*1: Time from when the PLL starts operating until the oscillation stabilizes.

*2: For more information about Main PLL clock (CLKPLL), see "CHAPTER 2-1: Clock" in "FM3 Family PERIPHERAL MANUAL".

12.4.5 Operating Conditions of Main PLL (In the case of using built-in high speed CR)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Parameter	Symbol	Value			Unit	Remarks
Falameter	Symbol	Min	Тур	Max	Unit	Reliaiks
PLL oscillation stabilization wait time (LOCK UP time)*1	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	f _{PLLI}	3.8	4	4.2	MHz	
PLL multiple rate	-	15	-	28	multiple	
PLL macro oscillation clock frequency	f _{PLLO}	57	-	120	MHz	
Main PLL clock frequency* ²	F _{CLKPLL}	-	-	80	MHz	

*1: Time from when the PLL starts operating until the oscillation stabilizes.

*2: For more information about Main PLL clock (CLKPLL), see "CHAPTER 2-1: Clock" in "FM3 Family Peripheral Manual".

Note:

Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency has been trimmed.





12.4.6 Reset Input Characteristics


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Pin name	Pin name Conditions		lue	Unit	Remarks	
Farameter			Conditions	Min	Max	onne	Romanto	
Reset input time	t _{INITX}	INITX	-	500	-	ns		

12.4.7 Power-on Reset Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Val	ue	Unit	Remarks
Falalletei	Symbol		Min	Max	Onit	Rellidiks
Power supply rising time	Tr		0	-	ms	
Power supply shut down time	Toff	vcc	1	-	ms	
Time until releasing Power-on reset	Tprt		0.422	0.704	ms	



Glossary:

VCC_minimum:

• VDH_minimum:

 $\begin{array}{l} \mbox{Minimum V}_{CC} \mbox{ of recommended operating conditions} \\ \mbox{Minimum release voltage of Low-Voltage detection reset.} \\ \mbox{See "12.6 Low-Voltage Detection Characteristics"} \end{array}$



12.4.8 External Bus Timing

Asynchronous SRAM Mode


				Value			
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
MOEX Min pulse width	t _{OEW}	MOEX	$\frac{V_{CC} \ge 4.5 \text{ V}}{V_{CC} < 4.5 \text{ V}}$	T _{HCLK} ×1 - 3	-	ns	
$\begin{array}{l} MOEX \downarrow \Rightarrow \\ Address \ delay \ time \end{array}$	t _{OEL - AV}	MOEX MAD24 to 00	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	0	10 20	ns	
$\begin{array}{l} MOEX \uparrow \Rightarrow \\ Address \ delay \ time \end{array}$	t _{OEH - AX}	MOEX MAD24 to 00	$\frac{V_{CC} \ge 4.5 \text{ V}}{V_{CC} < 4.5 \text{ V}}$	0 0	10 20	ns	
$\begin{array}{l} MOEX \downarrow \Rightarrow \\ MCSX \downarrow delay time \end{array}$	t _{OEL - CSL}	MOEX MCSX	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	0	10	ns	
MOEX ↑ ⇒ MCSX ↑ delay time	tоен - сsн	MOEX MCSX	$\frac{V_{CC} \ge 4.5 \text{ V}}{V_{CC} < 4.5 \text{ V}}$	0	10	ns	
Data set up ⇒MOEX ↑ time	t _{DS - OE}	MOEX MDATA15 to 0	$V_{CC} \ge 4.5 V$ $V_{CC} < 4.5 V$	20 38	-	ns	
MOEX ↑ ⇒ Data hold time	t _{DH - OE}	MOEX MDATA15 to 0	$\frac{V_{CC} \ge 4.5 \text{ V}}{V_{CC} < 4.5 \text{ V}}$	0	-	ns	
$\begin{array}{l} MCSX \downarrow \Rightarrow \\ MWEX \downarrow delay time \end{array}$	t _{CSL - WEL}	MCSX MWEX	$V_{CC} \ge 4.5 V$ $V_{CC} < 4.5 V$	Т _{HCLK} ×1 - 5 Т _{HCLK} ×1 - 10	-	ns	
MWEX ↑ ⇒ MCSX ↑ delay time	t _{WEH - CSH}	MCSX MWEX	$\frac{V_{CC} \ge 4.5 \text{ V}}{V_{CC} < 4.5 \text{ V}}$	Т _{НСLК} ×1 - 5 Т _{НСLК} ×1 - 10	-	ns	
Address \Rightarrow MWEX \downarrow delay time	t _{AV} - WEL	MWEX MAD24 to 00	$\frac{V_{CC} \ge 4.5 \text{ V}}{V_{CC} < 4.5 \text{ V}}$	Т _{НСLК} ×1 - 5 Т _{НСLК} ×1 - 15	-	ns	
MWEX ↑ ⇒ Address delay time	t _{WEH - AX}	MWEX MAD24 to 00	$\frac{V_{CC} \ge 4.5 \text{ V}}{V_{CC} < 4.5 \text{ V}}$	Т _{НСLК} ×1 - 5 Т _{НСLК} ×1 - 15	-	ns	
$\begin{array}{l} MWEX \downarrow \Rightarrow \\ MDQM \downarrow delay time \end{array}$	twel - DQML	MWEX MDQM0 to 1	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	0	5 10	ns	
MWEX ↑ ⇒ MDQM ↑ delay time	tweн - dqmh	MWEX MDQM0 to 1	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	0	5 10	ns	
MWEX Min pulse width	t _{WEW}	MWEX	$V_{CC} \ge 4.5 V$ $V_{CC} < 4.5 V$	T _{HCLK} ×1 - 3	-	ns	
$\begin{array}{l} MWEX \downarrow \Rightarrow \\ Data \ delay \ time \end{array}$	twel - DV	MWEX MDATA15 to 0	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	- 5 -15	5 15	ns	
MWEX ↑ ⇒ Data delay time	t _{WEH - DX}	MWEX MDATA15 to 0	$\frac{V_{CC} \ge 4.5 \text{ V}}{V_{CC} < 4.5 \text{ V}}$	T _{HCLK} ×1 - 5 T _{HCLK} ×1 - 15	-	ns	

$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Note:

- When the external load capacitance $C_L = 50 \text{ pF}$.











NAND FLASH mode


			($V_{CC} = 2.7V$ to 5.5V	$v_{SS} = 0v_{s}$	$ 1_A = -40$	0 0 10 + 85 0
Parameter	Symbol	Pin name	Conditions	Value Min	Max	Unit	Remarks
MNREX Min pulse width	t _{NREW}	MNREX	$V_{CC} \ge 4.5 V$ $V_{CC} < 4.5 V$	T _{HCLK} ×1 - 3	-	ns	
Data set up ⇒ MNREX ↑ tiime	t _{DS - NRE}	MNREX MDATA15 to 0	$V_{CC} \ge 4.5 V$ $V_{CC} < 4.5 V$	20 38	-	ns	
$\begin{array}{l} MNREX \uparrow \Rightarrow \\ Data \ hold \ time \end{array}$	t _{DH - NRE}	MNREX MDATA15 to 0	$V_{CC} \ge 4.5 \text{ V}$ $V_{CC} < 4.5 \text{ V}$	0	-	ns	
$\begin{array}{l} MNALE \uparrow \Rightarrow \\ MNWEX \text{ delay time} \end{array}$	t _{ALEH} - NWEL	MNALE MNWEX	$V_{CC} \ge 4.5 \text{ V}$ $V_{CC} < 4.5 \text{ V}$	T _{HCLK} ×1 - 5 T _{HCLK} ×1 - 15	-	ns	
$\begin{array}{l} MNWEX \uparrow \Rightarrow \\ MNALE \text{ delay time} \end{array}$	t _{NWEH} - ALEL	MNALE MNWEX	$V_{CC} \ge 4.5 \text{ V}$ $V_{CC} < 4.5 \text{ V}$	Т _{HCLK} ×1 - 5 Т _{HCLK} ×1 - 15	-	ns	
$\begin{array}{l} MNCLE \uparrow \Rightarrow \\ MNWEX \text{ delay time} \end{array}$	t _{CLEH} - NWEL	MNCLE MNWEX	$V_{CC} \ge 4.5 \text{ V}$ $V_{CC} < 4.5 \text{ V}$	Т _{HCLK} ×1 - 5 Т _{HCLK} ×1 - 15	-	ns	
$\begin{array}{l} MNWEX \uparrow \Rightarrow \\ MNCLE \text{ delay time} \end{array}$	t _{NWEH} - CLEL	MNCLE MNWEX	$V_{CC} \ge 4.5 \text{ V}$ $V_{CC} < 4.5 \text{ V}$	Т _{HCLK} ×1 - 5 Т _{HCLK} ×1 - 15	-	ns	
MNWEX Min pulse width	t _{NWEW}	MNWEX	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	T _{HCLK} ×1 - 3	-	ns	
$\begin{array}{l} MNWEX \downarrow \Rightarrow \\ Data \ delay \ time \end{array}$	t _{NWEL} - DV	MNWEX MDATA15 to 0	$V_{CC} \ge 4.5 \text{ V}$ $V_{CC} < 4.5 \text{ V}$	- 5 -15	+ 5 +15	ns	
$\begin{array}{l} MNWEX \uparrow \Rightarrow \\ Data \ delay \ time \end{array}$	t _{NWEH} - DX	MNWEX MDATA15 to 0	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	T _{HCLK} ×1 - 5 T _{HCLK} ×1 - 15	-	ns	


(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C to + 85°C)

Note:

- When the external load capacitance $C_L = 50 \text{ pF}$.










12.4.9 Base Timer Input Timing

Timer input timing

$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
				Min	Max	Unit	Remarks	
Input pulse width	t⊤ıwн t⊤ıw∟	TIOAn/TIOBn (when using as ECK,TIN)	-	2t _{CYCP}	-	ns		



Trigger input timing

$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
				Min	Max	Onit	Remarks	
Input pulse width	t _{TRGH} t _{TRGL}	TIOAn/TIOBn (when using as TGIN)	-	2t _{CYCP}	-	ns		



Note:

t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which the Base Timer is connected to, see "Block Diagram" in this data sheet.



12.4.10 CSIO/UART Timing

CSIO (SPI = 0, SCINV = 0)

		1	I	$(V_{CC} = 2.7 V 10 3.3 V, V_{SS} = 0 V, T_{A} = -40 0 10 + 00$					
Parameter	Cumple of	Pin name	Conditions	$V_{CC} < 4.5V$		V _{CC} ≥ 4.5V		11	
	Symbol			Min	Max	Min	Max	Unit	
Baud Rate	-	-	-	-	8	-	8	Mbps	
Serial clock cycle time	t _{SCYC}	SCKx	Master mode	4 t _{CYCP}	-	4 t _{CYCP}	-	ns	
$SCK \downarrow \to SOT$ delay time	t _{SLOVI}	SCKx SOTx		-30	+30	- 20	+ 20	ns	
$SIN \to SCK \uparrow setup time$	t _{i∨sнi}	SCKx SINx		50	-	30	-	ns	
$SCK \uparrow \to SIN \text{ hold time}$	t _{SHIXI}	SCKx SINx		0	-	0	-	ns	
Serial clock "L" pulse width	t _{SLSH}	SCKx	Slave mode	2 t _{CYCP} - 10	-	2 t _{CYCP} - 10	-	ns	
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns	
$SCK \downarrow \to SOT \text{ delay time}$	t _{SLOVE}	SCKx SOTx		-	50	-	30	ns	
$SIN \to SCK \uparrow setup time$	t _{IVSHE}	SCKx SINx		10	-	10	-	ns	
$SCK \uparrow \to SIN \text{ hold time}$	t _{SHIXE}	SCKx SINx		20	-	20	-	ns	
SCK fall time	tF	SCKx		-	5	-	5	ns	
SCK rise time	tR	SCKx		-	5	-	5	ns	

$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Notes:


- The above characteristics apply to CLK synchronous mode.

t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this data sheet.

- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50 \text{ pF}$.










CSIO (SPI = 0, SCINV = 1)


	$\lambda = - \lambda = - \lambda$	4000 (0500)
$(V_{CC} = 2.7V \text{ to } 5.5V)$	$V_{SS} = 0V, I_A =$	$= 40^{\circ}$ C to $+ 85^{\circ}$ C)

Devementer	Sumak al	Pin	Conditions	V _{cc} < 4.	5V	$V_{\rm CC} \ge 4.5$	l Init	
Parameter	Symbol	name Conditions		Min	Max	Min	Max	Unit
Baud Rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{scyc}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
$SCK \uparrow \to SOT \text{ delay time}$	t _{SHOVI}	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \to SCK \downarrow setup \ time$	t _{IVSLI}	SCKx SINx	Master mode	50	-	30	-	ns
$SCK \downarrow \to SIN \text{ hold time}$	t _{SLIXI}	SCKx SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx	-	t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK \uparrow \to SOT \text{ delay time}$	t _{SHOVE}	SCKx SOTx		-	50	-	30	ns
$SIN \to SCK \downarrow setup \ time$	t _{IVSLE}	SCKx SINx	Slave mode	10	-	10	-	ns
$SCK \downarrow \to SIN \text{ hold time}$	t _{SLIXE}	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- *t*_{CYCP} indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number.
- For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50 \text{ pF}$.











CSIO (SPI = 1, SCINV = 0)

Deremeter	Symbol	Pin	Conditions	V _{cc} < 4.	5V	V _{cc} ≥ 4.5	5V	l Init
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud Rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
$SCK \uparrow \to SOT \text{ delay time}$	t _{SHOVI}	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \to SCK \downarrow setup time$	t _{IVSLI}	SCKx SINx	Master mode	50	-	30	-	ns
$SCK \downarrow \to SIN \text{ hold time}$	t _{SLIXI}	SCKx SINx		0	-	0	-	ns
$SOT \to SCK \downarrow delay \ time$	t _{SOVLI}	SCKx SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx	-	t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK \uparrow \to SOT$ delay time	t _{shove}	SCKx SOTx		-	50	-	30	ns
$SIN \to SCK \downarrow setup \ time$	t _{IVSLE}	SCKx SINx	Slave mode	10	-	10	-	ns
$SCK \downarrow \to SIN \text{ hold time}$	t _{SLIXE}	SCKx SINx	1	20	-	20	-	ns
SCK fall time	tF	SCKx	1	-	5	-	5	ns
SCK rise time	tR	SCKx	1	-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- *t*_{CYCP} indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this data sheet.
- These characteristics only guarantees the same relocate port number.
- For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50 \text{ pF}$.










CSIO (SPI = 1, SCINV = 1)


		4000 to . 0500)
$(V_{CC} = 2.7V \text{ to } 5.5V,$	$V_{SS} = UV, I_A =$	-40° C to $+85^{\circ}$ C)

Devementer	Sumak al	Pin	Conditions	V _{cc} < 4.	5V	$V_{\rm CC} \ge 4.5$	5V	Unit
Parameter	Symbol	name	name		Max	Min	Max	Unit
Baud Rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
$SCK \downarrow \to SOT$ delay time	t _{SLOVI}	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \to SCK \uparrow setup time$	t _{IVSHI}	SCKx SINx	Master mode	50	-	30	-	ns
$SCK \uparrow \to SIN \text{ hold time}$	t _{SHIXI}	SCKx SINx		0	-	0	-	ns
$SOT \to SCK \uparrow delay time$	t _{SOVHI}	SCKx SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
$SCK \downarrow \to SOT \text{ delay time}$	t _{SLOVE}	SCKx SOTx		-	50	-	30	ns
$SIN \to SCK \uparrow setup time$	t _{IVSHE}	SCKx SINx	Slave mode	10	-	10	-	ns
$SCK \uparrow \to SIN \text{ hold time}$	t _{SHIXE}	SCKx SINx]	20	-	20	-	ns
SCK fall time	tF	SCKx	1	-	5	-	5	ns
SCK rise time	tR	SCKx]	-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50 \text{ pF}$.








UART external clock input (EXT = 1)

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C to + 85 $^{\circ}C$)

Parameter	Symbol	Conditions	Min	Мах	Unit	Remarks
Serial clock "L" pulse width	t _{SLSH}		t _{CYCP} + 10	-	ns	
Serial clock "H" pulse width	t _{SHSL}		t _{CYCP} + 10	-	ns	
SCK fall time	tF	C _L = 50 pF	-	5	ns	
SCK rise time	tR		-	5	ns	






12.4.11 External input timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks		
i arameter	Oymbol	1 III Hallie	Conditions	Min	Max	Onic	rteinarite		
		ADTG					A/D converter trigger input		
		FRCKx	- 2t _{CYCP} *	-	ns	Free-run timer input clock			
	t	ICxx					Input capture		
Input pulse width	t _{INH} t _{INL}	DTTIxX	-	2t _{CYCP} *	-	ns	Wave form generator		
	UNL	INTxx, NMIX	Except Timer mode, Stop mode	2t _{CYCP} + 100 *	-	ns	External interrupt		
			Timer mode, Stop mode	500	-	ns			

*: $t_{\mbox{\scriptsize CYCP}}$ indicates the APB bus clock cycle time.

About the APB bus number which the A/D converter, Multi-function Timer, External interrupt are connected to, see "Block Diagram" in this data sheet.






12.4.12 Quadrature Position/Revolution Counter timing


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Deremeter	Symphol	Conditions	Va	lue	Unit
Parameter	Symbol	Conditions	Min	Max	Unit
AIN pin "H" width	t _{AHL}	-			
AIN pin "L" width	t _{ALL}	-			
BIN pin "H" width	t _{BHL}	-			
BIN pin "L" width	t _{BLL}	-			
BIN rise time from AIN pin "H" level	t _{AUBU}	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin "H" level	t _{BUAD}	PC_Mode2 or PC_Mode3			
BIN fall time from AIN pin "L" level	t _{ADBD}	PC_Mode2 or PC_Mode3			
AIN rise time from BIN pin "L" level	t _{BDAU}	PC_Mode2 or PC_Mode3			
AIN rise time from BIN pin "H" level	t _{BUAU}	PC_Mode2 or PC_Mode3	2t _{CYCP} *	-	ns
BIN fall time from AIN pin "H" level	t _{AUBD}	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin "L" level	t _{BDAD}	PC_Mode2 or PC_Mode3			
BIN rise time from AIN pin "L" level	t _{ADBU}	PC_Mode2 or PC_Mode3			
ZIN pin "H" width	t _{ZHL}	QCR:CGSC="0"			
ZIN pin "L" width	t _{ZLL}	QCR:CGSC="0"]		
AIN/BIN rise and fall time from determined ZIN level	t _{ZABE}	QCR:CGSC="1"			
Determined ZIN level from AIN/BIN rise and fall time	t _{ABEZ}	QCR:CGSC="1"			


*: t_{CYCP} indicates the APB bus clock cycle time. About the APB bus number which the Quadrature Position/Revolution Counter is connected to, see "Block Diagram" in this data sheet.













12.4.13 I²C timing

D			Standar	d-mode	Fast-mode			D
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	F _{SCL}		0	100	0	400	kHz	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDSTA}		4.0	-	0.6	-	μs	
SCLclock "L" width	t _{LOW}		4.7	-	1.3	-	μs	
SCLclock "H" width	t _{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t _{SUSTA}	$C_{\rm r} = 50 \rm pE$	4.7	-	0.6	-	μs	
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}	$C_{L} = 50 \text{ pF},$ R = (Vp/I _{OL})* ¹	0	3.45* ²	0	0.9* ³	μs	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	tsudat		250	-	100	-	ns	
STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t _{susto}		4.0	-	0.6	-	μs	
Bus free time between "STOP condition" and "START condition"	t _{BUF}		4.7	-	1.3	-	μs	
Noise filter	t _{SP}	-	$2 t_{CYCP}^{*4}$	-	$2 t_{CYCP}^{*4}$	-	ns	

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


*1: R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

*2: The maximum t_{HDDAT} must satisfy that it doesn't extend at least "L" period (t_{LOW}) of device's SCL signal.

*3: Fast-mode I²C bus device can be used on Standard-mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250 ns".

*4: t_{CYCP} is the APB bus clock cycle time.

About the APB bus number that I^2C is connected to, see "Block Diagram" in this data sheet. To use Standard-mode, set the APB bus clock at 2 MHz or more. To use Fast-mode, set the APB bus clock at 8 MHz or more.






12.4.14 ETM timing

$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

	1		-	Vali			
Parameter	Symbol	Pin name	Conditions		Value		Remarks
	• • • •			Min	Max	Unit	
		TRACECLK	$V_{CC} \ge 4.5 V$	2	9		
Data hold	t _{ETMH}	TRACED3 - 0	$V_{CC} < 4.5 \ V$	2	15	ns	
TRACECLK	1 /4		$V_{CC} \ge 4.5 V$	-	50	MHz	
Frequency	1/t _{TRACE}		V_{CC} < 4.5 V	-	32	MHz	
TRACECLK	t== =	TRACECLK	$V_{CC} \ge 4.5 V$	20	-	ns	
clock cycle time	t _{TRACE}		V_{CC} < 4.5 V	31.25	-	ns	

Note:

- When the external load capacitance $C_L = 50 \text{ pF}$.





12.4.15 JTAG timing


$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	eter Symbol Pin name Conditions Value		alue	Unit	Remarks											
Farameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks									
TMS,TDI setup time	+	тск	$V_{CC} \ge 4.5 V$	15	15	15	45	45	15	15	15		ns			
TWO, TDI Setup time	t _{JTAGS}	TMS,TDI	$V_{CC} < 4.5 V$ 15	-	115											
TMS,TDI hold time	+	ТСК	$V_{CC} \ge 4.5 V$	15	15	15	15	15	15	15	15	15	15		20	
TIVIS, I DI HOIU UITIE	t _{JTAGH}	TMS,TDI	$V_{CC} < 4.5 V$	15	-	ns										
TDO delay time	times	тск	$V_{CC} \ge 4.5 V$	-	25	ns										
TDO delay lime	t _{JTAGD}	TDO	$V_{CC} < 4.5 \ V$	-	45	115										

Note:

_

When the external load capacitance $C_L = 50 \text{ pF}$.







12.5 12-bit A/D Converter

Electrical characteristics for the A/D converter

Parameter	Symbol	Pin		Value		Unit	Remarks	
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks	
Resolution	-	-	-	-	12	bit		
Integral Nonlinearity	-	-	-	± 2	± 4.5	LSB		
Differential Nonlinearity	-	-	-	± 2	± 2.5	LSB	AVRH = 2.7 V to 5.5 V	
Zero transition voltage	V _{ZT}	ANxx	-	± 5	± 20	mV		
Full-scale transition voltage	V _{FST}	ANxx	-	AVRH ± 10	AVRH ± 20	mV		
			1.0* ¹	-	-		AV _{CC} ≥ 4.5 V	
Conversion time	-	-	2.666* ¹	-	-	μs	$AV_{CC} < 4.5 V$	
	т		*2	-	-		AV _{CC} ≥ 4.5 V	
Sampling time	Ts	-	*2	-	-	ns	AV _{CC} < 4.5 V	
			55.5		10000		AV _{CC} ≥ 4.5 V	
Compare clock cycle *3	Tcck	-	166.6* ⁴	-	10000	ns	AV _{CC} < 4.5 V	
State transition time to operation permission	Tstt	-	-	-	2.5	μs		
Analog input capacity	C _{AIN}	-	-	-	14.5	pF		
Analog input registeres	D				0.93	kΩ	$AV_{CC} \ge 4.5 V$	
Analog input resistance	R _{AIN}	-	-	-	2.04	KΩ	AV _{CC} < 4.5 V	
Interchannel disparity	-	-	-	-	4	LSB		
Analog port input leak current	-	ANxx	-	-	5	μA		
Analog input voltage	-	ANxx	AV _{SS}	-	AVRH	V		
Reference voltage	-	AVRH	2.7	-	AVcc	V		

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C to + 85°C)

*1: The Conversion time is the value of sampling time(Ts) + compare time(Tc).

The condition of the minimum conversion time is the following.

 $AV_{CC} \ge 4.5 V$, HCLK=72 MHz $AV_{CC} < 4.5 V$, HCLK=54 MHz sampling time: 0.222 µs compare time: 0.778 µs

sampling time: 0.333 µs compare time: 2.333 µs

Ensure that it satisfies the value of the sampling time (Ts) and compare clock cycle (Tcck).

For setting of the sampling time and compare clock cycle, see "CHAPTER 1-1: A/D Converter" in "FM3 Family Peripheral Manual Analog Macro Part".

The registers setting of the A/D Converter are reflected in the operation according to the APB bus clock timing.

The sampling clock and compare clock is generated from the Base clock (HCLK).

About the APB bus number which the A/D Converter is connected to, see "Block Diagram" in this data sheet.

*2: A necessary sampling time changes by external impedance.


Ensure that it set the sampling time to satisfy (Equation 1)

*3: The Compare time (Tc) is the value of (Equation 2)

*4: When 12-bit A/D converter is used at AV_{CC} <4.5 V, there is a limitation as follows.

Please set the HCLK frequency under 54 MHz.





(Equation 1) T	s ≥ (R _{AIN} + Rext)	$\times C_{AIN} \times 9$
----------------	---------------------------------	---------------------------

Ts:	Sampling time	
R _{AIN} :	Input resistance of A/D = 0.93 k Ω	$4.5~\textrm{V} \leq \textrm{AV}_{\textrm{CC}} \leq 5.5~\textrm{V}$
	Input resistance of A/D = 2.04 k Ω	$2.7~\textrm{V} \leq \textrm{AV}_{\textrm{CC}} < 4.5~\textrm{V}$
C _{AIN} :	Input capacity of A/D = 14.5 pF	$2.7~\textrm{V} \leq \textrm{AV}_{\textrm{CC}} \leq 5.5~\textrm{V}$
Rext:	Output impedance of external circu	it

(Equation 2) Tc = Tcck × 14

Tc: Compare time

Tcck: Compare clock cycle




Definition of 12-bit A/D Converter Terms

- Resolution:
- Integral Nonlinearity:

· Differential Nonlinearity:

Analog variation that is recognized by an A/D converter. Deviation of the line between the zero-transition point (0b000000000000 $\leftarrow \rightarrow$ 0b00000000001) and the full-scale transition point (0b1111111110 $\leftarrow \rightarrow$ 0b1111111111) from the actual conversion characteristics. Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.





12.6 Low-Voltage Detection Characteristics

12.6.1 Low-Voltage Detection Reset

$(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks
Farameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	-	2.20	2.40	2.60	V	When voltage drops
Released voltage	VDH	-	2.30	2.50	2.70	V	When voltage rises

12.6.2 Interrupt of Low-Voltage Detection

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Conditions		Va	lue	Unit	Remarks	
Farameter	Symbol	Conditions	Min	Тур	Max	Unit	Reindiks	
Detected voltage	VDL	SVHI = 0000	2.58	2.8	3.02	V	When voltage drops	
Released voltage	VDH	5VHI = 0000	2.67	2.9	3.13	V	When voltage rises	
Detected voltage	VDL	SVHI = 0001	2.76	3.0	3.24	V	When voltage drops	
Released voltage	VDH	SVHI = 0001	2.85	3.1	3.34	V	When voltage rises	
Detected voltage	VDL	SVHI = 0010	2.94	3.2	3.45	V	When voltage drops	
Released voltage	VDH	SVHI = 0010	3.04	3.3	3.56	V	When voltage rises	
Detected voltage	VDL	SVHI = 0011	3.31	3.6	3.88	V	When voltage drops	
Released voltage	VDH	3011 = 0011	3.40	3.7	3.99	V	When voltage rises	
Detected voltage	VDL	SVHI = 0100	3.40	3.7	3.99	V	When voltage drops	
Released voltage	VDH	SVHI = 0100	3.50	3.8	4.10	V	When voltage rises	
Detected voltage	VDL	SVHI = 0111	3.68	4.0	4.32	V	When voltage drops	
Released voltage	VDH	5VHI = 0111	3.77	4.1	4.42	V	When voltage rises	
Detected voltage	VDL	SVHI = 1000	3.77	4.1	4.42	V	When voltage drops	
Released voltage	VDH	SVHI = 1000	3.86	4.2	4.53	V	When voltage rises	
Detected voltage	VDL	SVHI = 1001	3.86	4.2	4.53	V	When voltage drops	
Released voltage	VDH	3011 = 1001	3.96	4.3	4.64	V	When voltage rises	
LVD stabilization wait time	T _{LVDW}	-	-	-	2040 ×t _{CYCP} *	μs		

*: t_{CYCP} indicates the APB2 bus clock cycle time.



12.7 Flash Memory Write/Erase Characteristics

12.7.1 Write / Erase time

$(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Dara	Parameter		lue	Unit	Pomorko	
Fala		Тур*	Max*	Unit	Remarks	
Sector erase	Large Sector	1.6	7.5	s	Includes write time prior to internal erase	
time	Small Sector	0.4	2.1	5	5	includes while time phor to internal erase
Half word (16 bit write time)	25	400	μs	Not including system-level overhead time.	
Chip erase time		16	76.8	s	Includes write time prior to internal erase	

*: The typical value is immediately after shipment, the maximum value is guarantee value under 100,000 cycle of erase/write.

12.7.2 Erase/write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20 *	
10,000	10 *	
100,000	5 *	

*: At average + 85°C



12.8 Return Time from Low-Power Consumption Mode

12.8.1 Return Factor: Interrupt

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.


Return Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Va	lue	Unit	Remarks
Falaneter	Symbol	Тур	Max*	Onit	Reillarks
SLEEP mode		t _C	YCC	ns	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		33	100	μs	
Low-speed CR TIMER mode	Ticnt	445	1061	μs	
Sub TIMER mode		445	1061	μs	
STOP mode		445	1061	μs	

*: The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by external interrupt*)




*: External interrupt is set to detecting fall edge.





Operation example of return from Low-Power consumption mode (by internal resource interrupt*)



*: Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

- The return factor is different in each Low-Power consumption modes.
 See "CHAPTER 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family Peripheral Manual about the return factor from Low-Power consumption mode.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER 6: Low Power Consumption Mode" in "FM3 Family Peripheral Manual".



12.8.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


Return Count Time

$(V_{CC} = 2.7V \text{ to } 5.5V, T_A =$	= - 40°C to + 85°C)
--	---------------------

Parameter	Symbol	Value	9	Unit	Remarks
Farameter	Symbol	Тур	Max*	Unit	Reindiks
SLEEP mode		82	181	μs	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		82	181	μs	
Low-speed CR TIMER mode	Trcnt	431	1003	μs	
Sub TIMER mode		431	1003	μs	
STOP mode		431	1003	μs	


*: The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by INITX)





Operation example of return from low power consumption mode (by internal resource reset*)




*: Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.


- The return factor is different in each Low-Power consumption modes.
 See "CHAPTER 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "CHAPTER 6: Low Power Consumption Mode" in "FM3 Family Peripheral Manual".
- The time during the power-on reset/low-voltage detection reset is excluded. See "(6) Power-on Reset Timing in 4. AC Characteristics in ELECTRICAL CHARACTERISTICS" for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.



13. Example of Characteristic










14. Ordering Information


Part number	On-chip Flash memory	On-chip SRAM	Package	Packing
MB9BF404NAPMC-G-JNE2	256 Kbyte	32 Kbyte	Plastic · LQFP	
MB9BF405NAPMC-G-JNE2	384 Kbyte	48 Kbyte	(0.5mm pitch),100-pin	
MB9BF406NAPMC-G-JNE2	512 Kbyte	64 Kbyte	(LQI100)	
MB9BF404RAPMC-G-UNE2	256 Kbyte	32 Kbyte	Plastic · LQFP	
MB9BF405RAPMC-G-JNE2	384 Kbyte	48 Kbyte	(0.5mm pitch),120-pin	Tray
MB9BF406RAPMC-G-UNE1	512 Kbyte	64 Kbyte	(LQM120)	
MB9BF404NABGL-GK6E1	256 Kbyte	32 Kbyte	Plastic · PFBGA	
MB9BF405NABGL-GK6E1	384 Kbyte	48 Kbyte	(0.8mm pitch),112-pin	
MB9BF406NABGL-GK6E1	512 Kbyte	64 Kbyte	(LBC112)	




15. Package Dimensions













16. Errata

This chapter describes the errata for MB9B400R series. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

16.1 Part Numbers Affected

Part Number
Initial Revision
MB9BF404RPMC-G-JNE2, MB9BF405RPMC-G-JNE2, MB9BF406RPMC-G-JNE2, MB9BF404NPMC-G-JNE2, MB9BF405NPMC-G-JNE2, MB9BF406NPMC-G-JNE2, MB9BF404NBGL-GE1, MB9BF405NBGL-GE1, MB9BF406NBGL-GE1

16.2 Qualification Status

Product Status: In Production – Qual.

16.3 Errata Summary

This table defines the errata applicability to available devices.

Items	Part Number	Silicon Revision	Fix Status	
[1] Timer and stop issue	Refer to 16.1	Rev. initial rev.	Fixed in Rev. A	

16.4 Errata Detail

16.4.1 Timer and stop mode issue

PROBLEM DEFINITION MCU does not return form timer or stop mode.

■PARAMETERS AFFECTED

N/A

TRIGGER CONDITION(S) The condition is that the timing of entering timer or stop mode and an interruption occurrence meet.

SCOPE OF IMPACT MCU does not return from time or stop mode.

WORKAROUND This error cannot be avoided by any software, except not using timer and stop mode.

FIX STATUS This issue was fixed in Rev. A.



17. Major Changes

Spansion Publication Number: DS706-00023

Page	Section	Change Results			
Rev	Revision 1.0				
-	-	Initial release			
Rev	vision 1.1				
-	-	Company name and layout design change			
Rev	vision 2.0	•			
3	FEATURES External Bus Interface	Added the description of Maximum area size			
8	PACKAGES	Deleted the description of ES			
17	LIST OF PIN FUNCTIONS · List of pin numbers	Modified the Pin state type of P4E from I to H			
32-35	LIST OF PIN FUNCTIONS • List of pin functions	Added LIN to the description of SOTxx			
42	I/O CIRCUIT TYPE	Added the description of I ² C to the type of E and F			
42, 43	I/O CIRCUIT TYPE	Added about +B input			
48	HANDLING DEVICES	Added "Stabilizing power supply voltage"			
48	HANDLING DEVICES Crystal oscillator circuit	Added the following description "Evaluate oscillation of your using crystal oscillator by your mount board."			
49	HANDLING DEVICES C Pin	Changed the description			
50	BLOCK DIAGRAM	Modified the block diagram			
50	MEMORY SIZE	Changed to the following description See "Memory size" in "PRODUCT LINEUP" to confirm the memory size.			
51	MEMORY MAP · Memory map(1)	Modified the area of "External Device Area"			
52	MEMORY MAP · Memory map(2)	Added the summary of Flash memory sector and the note			
59, 60	ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings	 Added the Clamp maximum current Added the output current of P80 and P81 Added about +B input 			
61	ELECTRICAL CHARACTERISTICS 2. Recommended Operation Conditions	 Modified the minimum value of Analog reference voltage Added Smoothing capacitor Added the note about less than the minimum power supply voltage 			
62, 63	ELECTRICAL CHARACTERISTICS 3. DC Characteristics (1) Current rating	Changed the table format Added Main TIMER mode current Added Flash Memory Current Moved A/D Converter Current			
65	ELECTRICAL CHARACTERISTICS 4. AC Characteristics (1) Main Clock Input Characteristics	Added Master clock at Internal operating clock frequency			
66	ELECTRICAL CHARACTERISTICS 4. AC Characteristics (3) Built-in CR Oscillation Characteristics	Added Frequency stability time at Built-in high-speed CR			





Page	Section	Change Results
67	ELECTRICAL CHARACTERISTICS 4. AC Characteristics (4-1)(4-2) Operating Conditions of Main PLL	 Added Main PLL clock frequency Added the figure of Main PLL connection
68	ELECTRICAL CHARACTERISTICS 4. AC Characteristics (6) Power-on Reset Timing	Added Time until releasing Power-on reset Changed the figure of timing
74-81	ELECTRICAL CHARACTERISTICS 4. AC Characteristics (7) CSIO/UART Timing	Modified from UART Timing to CSIO/UART Timing Changed from Internal shift clock operation to Master mode Changed from External shift clock operation to Slave mode
88	ELECTRICAL CHARACTERISTICS 5. 12bit A/D Converter	 Added the typical value of Integral Nonlinearity, Differential Nonlinearity, Zero transition voltage and Full-scale transition voltage Added Conversion time at AVcc < 4.5V Modified Stage transition time to operation permission Modified the minimum value of Reference voltage
92	ELECTRICAL CHARACTERISTICS 7. Flash Memory Write/Erase Characteristics	Change to the erase time of include write time prior to internal erase
93-96	ELECTRICAL CHARACTERISTICS 8. Return Time from Low-Power Consumption Mode	Added Return Time from Low-Power Consumption Mode
99	ORDERING INFORMATION	Change to full part number
100	PACKAGE DIMENSIONS	Deleted FPT-100P-M20 and FPT-120P-M21

NOTE: Please see "Document History" about later revised information.





Document History

Document Title: MB9B400A Series 32-bit ARM[®] Cortex[®]-M3 FM3 Microcontroller

Document Number: 002-05610

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	AKIH	12/15/2014	Migrated to Cypress and assigned document number 002-05610. No change to document contents or format.
*A	5220329	AKIH	04/14/2016	Updated to Cypress format.
*В	5326959	Υυττ	06/28/2016	 Changed package code as the following in 2 Packages (Page 7), 3 Pin Assignment (Page 8 to 10), 12.2 Recommended Operating Conditions (Page 59), 14 Ordering Information (Page 98) and 15 Package Dimensions (Page 99 to 101). "FPT-100P-M23" to "LQI100", "FPT-120P-M37" to "LQM120" "BGA-112P-M04" to "LBC112" Changed "J-TAG" to" JTAG" in 4 List of Pin Functions (Page 26). Added note 4 List of Pin Functions (Page 38). Changed "Ta" to "T_A" in 12.2 Recommended Operating Conditions (Page 59), 12.3 DC Characteristics (Page 60 to 62), 12.4 AC Characteristics (Page 63 to 67, 70, 72, 73, 75, 77, 79 to 82, 84 to 86), 12.5 12-bit A/D Converter (Page 87), 12.6 Low-Voltage Detection Characteristics (Page 90), 12.7 Flash Memory Write/Erase Characteristics (Page 91) and 12.8 Return Time from Low-Power Consumption Mode (Page 92, 94). Added Part number "MB9BF404RAPMC-G-UNE2" and "MB9BF406RAPMC-G-UNE1" in 14 Ordering Information (Page 98).
*C	5486354	NOSU	03/02/2017	Added the Baud rate spec in 12.4.10 CSIO Timing (Page 73, 75, 77, 79) Corrected the following statement Analog port input current → Analog port input leak current in chapter 12.5 12-bit A/D Converter (Page 87). Corrected the following statement Comrare clock cycle → Compare clock cycle in chapter 12.5 12-bit A/D Converter (Page 88). Corrected the Part numbers - MB9BF404NABGL-G-YE1 → MB9BF404NABGL-GK6E1 - MB9BF405NABGL-G-YE1 → MB9BF405NABGL-GK6E1 - MB9BF406NABGL-G-YE1 → MB9BF406NABGL-GK6E1 in chapter 14. Ordering Information (Page 98) Removed the Part numbers - MB9BF404RAPMC-G-JNE2 in chapter 14. Ordering Information (Page 98) Updated 15. Package Dimensions Added 16. Errata
*D	5811598	YSAT	07/13/2017	Adapted new Cypress logo



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2011-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other countries of the Intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liability and the device.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Downloaded from Arrow.com.