

32-bit ARM [®] Cortex [®]-M3 based Microcontroller MB9AFAA1L/M/N, MB9AFAA2L/M/N

Data Sheet (Full Production)



Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.

Publication Number MB9AAA0N_DS706-00067

Revision 1.0

Issue Date June 30, 2014



Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or VIO range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

MB9AAA0N DS706-00067-1v0-E, June 30, 2014



32-bit ARM [®] Cortex [®]-M3 based Microcontroller MB9AFAA1L/M/N, MB9AFAA2L/M/N



Data Sheet (Full Production)

■ DESCRIPTION

The MB9AAA0N Series are highly integrated 32-bit microcontrollers that dedicated for embedded controllers with low-power consumption mode and competitive cost.

The MB9AAA0N Series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as LCD Controller, Motor Control Timers, ADCs, DACs and Communication Interfaces (UART, CSIO, I²C).

The products which are described in this data sheet are placed into TYPE7 product categories in "FM3 Family PERIPHERAL MANUAL".

Note: ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.



Publication Number MB9AAA0N_DS706-00067

Revision 1.0

Issue Date June 30, 2014

This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.



■ FEATURES

- 32-bit ARM Cortex-M3 Core
 - Processor version: r2p1
 - Up to 20MHz Operation Frequency
 - Integrated Nested Vectored Interrupt Controller (NVIC): 1 channel NMI (non-maskable interrupt) and 32 channels' peripheral interrupts and 8 priority levels
 - 24-bit System timer (Sys Tick): System timer for OS task management

• On-chip Memories

[Flash memory]

- Up to 128 Kbytes
- Read cycle: 0 wait-cycle
- Security function for code protection

[SRAM]

This series contains a total of up to 16Kbyte on-chip SRAM memories. This is composed of two independent SRAM (SRAM0, SRAM1) . SRAM0 is connected to I-code bus or D-code bus of Cortex-M3 core. SRAM1 is connected to System bus of Cortex-M3 core.

- SRAM0: None
- SRAM1: Up to 16 Kbytes

• LCD controller (LCDC)

- Selectable from 44 SEG × 4 COM (Max) or 40 SEG × 8 COM (Max)
- Internal divide resistor is contained (selectable from $10k\Omega$ or $100k\Omega$ for the resistor value)
- LCD drive power supply (bias) pin (VV4 to VV0)
- Interrupt function synchronized with the LCD module frame frequency
- With blinking function
- Inverted display function

Multi-function Serial Interface (Max 8channels)

Operation mode is selectable from the followings for each channel.

- UART
- CSIO
- \bullet I²C

[UART]

- Full duplex double buffer
- Selection with or without parity supported
- Built-in dedicated baud rate generator
- External clock available as a serial clock
- Various error detection functions available (parity errors, framing errors, and overrun errors)

[CSIO]

- Full duplex double buffer
- Built-in dedicated baud rate generator
- Overrun error detection function available

Standard-mode (Max 100kbps) / Fast-mode (Max 400kbps) supported



A/D Converter (Max 16channels)

[12-bit A/D Converter]

- Successive Approximation type
- Conversion time: Min 1.0µs
- Priority conversion available (priority at 2levels)
- Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)

• D/A Converter (Max 2channels)

- R-2R type
- 10-bit resolution

• Base Timer (Max 8channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- 16-bit PPG timer
- 16/32-bit reload timer
- 16/32-bit PWC timer

General-Purpose I/O Port

This series can use its pins as general-purpose I/O ports when they are not used for peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated to.

- Capable of pull-up control per pin
- Capable of reading pin level directly
- Built-in the port relocate function
- Up to 84 high-speed general-purpose I/O Ports@100pin Package
- Some ports are 5V tolerant I/O

See "■ LIST OF PIN FUNCTIONS" and "■ I/O CIRCUIT TYPE" to confirm the corresponding pins.

• Multi-function Timer

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer × 3ch.
- Input capture × 4ch.
- Output compare × 6ch.
- A/D activation compare × 1ch.
- Waveform generator × 3ch.
- 16-bit PPG timer × 3ch.

IGBT mode is contained.

The following function can be used to achieve the motor control.

- PWM signal output function
- DC chopper waveform output function
- Dead time function
- Input capture function
- A/D convertor activate function
- DTIF (Motor emergency stop) interrupt function



• HDMI-CEC/Remote Control Receiver (Up to 2channels)

- HDMI- CEC receiver / Remote control receiver
 - Operating modes supporting the following standards can be selected
 - SIRCS
 - NEC/Association for Electric Home Appliances
 - HDMI-CEC
 - Capable of adjusting detection timings for start bit and data bit
 - Equipped with noise filter
- HDMI-CEC transmitter
 - Header block automatic transmission by judging Signal free
 - Generating status interrupt by detecting Arbitration lost
 - Generating START, EOM, ACK automatically to output CEC transmission by setting 1 byte data
 - Generating transmission status interrupt when transmitting 1 block (1 byte data and EOM/ACK)

Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.

- The interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- Leap year automatic count is available.

• External Interrupt Controller Unit

- Up to 16 external interrupt input pins
- Include one non-maskable interrupt (NMI) input pin

Watchdog Timer (2channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

The "Hardware" watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the "Hardware" watchdog is active in any low-power consumption mode except RTC, STOP, Deep standby RTC and Deep standby STOP modes.

Clock and Reset

[Clocks]

Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL).

Main Clock
Sub Clock
Built-in high-speed CR Clock
Built-in low-speed CR Clock
100kHz

• Main PLL Clock

[Resets]

- Reset requests from INITX pin
- Power-on reset
- Software reset
- Watchdog timers reset
- Low-voltage detection reset
- Clock Super Viser reset

MB9AAA0N_DS706-00067-1v0-E, June 30, 2014



Clock Super Visor (CSV)

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- If external clock failure (clock stop) is detected, reset is asserted.
- If external frequency anomaly is detected, interrupt or reset is asserted.

Low-Voltage Detector (LVD)

This Series includes 2-stage monitoring of voltage on the VCC. When the voltage falls below the voltage that has been set, Low-Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

• Low-Power Consumption Mode

Six low-power consumption modes supported.

- SLEEP
- TIMER
- RTC
- STOP
- Deep standby RTC
- Deep standby STOP

The back up register is 16byte

Debug

Serial Wire JTAG Debug Port (SWJ-DP)

Power Supply

Wide range voltage : VCC = 1.8V to 5.5V

: VCC = 2.2V to 5.5V (when LCDC is used)



■ PRODUCT LINEUP

• Memory size

Product n	ame	MB9AFAA1L/M/N	MB9AFAA2L/M/N
On-chip Flash memory		64Kbytes	128Kbytes
On-chip SRAM	SRAM1	12Kbytes	16Kbytes

Function

	Product name		MB9AFAA1L MB9AFAA2L	MB9AFAA1M MB9AFAA2M	MB9AFAA1N MB9AFAA2N			
Pin count			64	80	100			
CPU				Cortex-M3				
CFU	Freq.			20MHz				
Power	supply voltage ran	ge		1.8V to 5.5V				
			24SEG×4COM (Max)	37SEG×4COM (Max)	44SEG×4COM (Max)			
LCD C	ontroller (LCDC)		or	or	or			
			20SEG×8COM (Max)	33SEG×8COM (Max)	40SEG×8COM (Max)			
(UART	unction Serial Inte C/CSIO/I ² C)	rface		8ch. (Max)				
Base Ti (PWC/	imer Reload timer/PWI	M/PPG)		8ch. (Max)				
·	A/D activation compare	1ch.						
	Input capture	4ch.						
MF- Free-run timer 3ch.								
Timer	Timer Output compare 6ch.			1 unit (Max)				
	Waveform generator 3ch.							
	PPG (IGBT mode)	3ch.						
HDMI-	CEC/ Remote Cor	ntrol	2sh (May)					
Receive	er		2ch. (Max)					
	me clock (RTC)			1 unit				
	log timer			1ch. (SW) + 1ch. (HW)				
	al Interrupts		8pins (Max)+ NMI \times 1	11pins (Max)+ NMI \times 1	16pins (Max)+ NMI × 1			
	l-purpose I/O port	S	52pins (Max)	67pins (Max)	84pins (Max)			
	12-bit A/D converter		9ch. (1 unit)	12ch. (1 unit)	16ch. (1 unit)			
	D/A converter			2ch. (Max)				
CSV (Clock Super Visor)		Yes						
LVD (I	LVD (Low-Voltage Detector)		2ch.					
Built-ir	n CR High-sp			4MHz				
	Low-sp	eed		100kHz				
Debug	Function			SWJ-DP				

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use. See "

ELECTRICAL CHARACTERISTICS 4.AC Characteristics (3)Built-in CR Oscillation Characteristics" for accuracy of built-in CR.



■ PACKAGES

Product name Package	MB9AFAA1L MB9AFAA2L	MB9AFAA1M MB9AFAA2M	MB9AFAA1N MB9AFAA2N
LQFP: FPT-64P-M38 (0.5mm pitch)	O	-	-
LQFP: FPT-64P-M39 (0.65mm pitch)	0	-	-
QFN: TBD	planning	-	-
LQFP: FPT-80P-M37 (0.5mm pitch)	-	O	-
LQFP: FPT-80P-M40 (0.65mm pitch)	-	O	-
LQFP: FPT-100P-M23 (0.5mm pitch)	-	-	O
QFP: FPT-100P-M06 (0.65mm pitch)	-	-	O


O : Supported

Note : See "■PACKAGE DIMENSIONS" for detailed information on each package.



■ PIN ASSIGNMENT

• FPT-64P-M38/M39




<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



• TBD




<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



• FPT-80P-M37/M40




<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



• FPT-100P-M23




<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



• FPT-100P-M06



<Note>

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



■ LIST OF PIN FUNCTIONS

• List of pin numbers

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

CAPP-64 LQFP-80 LQFP-100 QFP-100 Pin name V/O circuit type Pin state type		Pin	No			1/0 : :/	D:
1 1 1 79 VCC		LQFP-80	LQFP-100	QFP-100	Pin name		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		1	1	79	VCC	-	_
SIN3_1					P50		
SIN3_1 VV4 P51 INT01_0 R W				0.0	INT00_0		
P51	2	2	2	80	SIN3_1	T R	W
P51					VV4		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					P51		
SOT3_1 R W						7	
SDA3_1)	-	3	3	81		R	W
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					VV3		
SOT3_1 (SDA3_1) P52 INT02_0 SCK3_1 (SCL3_1) VV2 4 INT02_0 SCK3_1 (SCL3_1) F5 SCK3_1 (SCL3_1) F5 SCK3_1 SCK3					P51		
SOT3_1 (SDA3_1)	2				INT01_0	E	Б
- 4 4 4 82	3	-	-	-	SOT3_1		1
- 4 4 4 82							
- 4 4 4 82 SCK3_1 (SCL3_1) - VV2 - P52 INT02_0 SCK3_1 (SCL3_1) - SCK3_1 (SCL3_1) P53 SIN6_0 TIOA1_2 INT07_2 VV1 - 6 6 6 84 SOT6_0 (SDA6_0) R V					P52		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
VV2 P52 INT02_0 SCK3_1 (SCL3_1) P53 SIN6_0 SIN6_0 INT07_2 VV1 P54 SOT6_0 SOT6_0 (SDA6_0) R VV2 P52 R F	-	4	4	82		R	W
P52							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
SCK3_1 (SCL3_1) P53 SIN6_0 INTO7_2 VV1 P54 SOT6_0 SOT6_0 SOT6_0 SOT6_0 SODA6_0) R V						_	
SCK3_1 (SCL3_1) P53 SIN6_0 R W INT07_2 VV1 P54 SOT6_0 SOT6_0 (SDA6_0) R V	4	-	-	-		E	F
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
SIN6_0 SIN6_0 R W INT07_2 VV1 P54 SOT6_0 SOT6_0 (SDA6_0) R V							
- 5 5 83 TIOA1_2 R W INT07_2 VV1 P54 SOT6_0 (SDA6_0) R V						4	
INT07_2 VV1 P54 SOT6_0 (SDA6_0) R V		_	_	02		-	***
- 6 6 84 VV1 SOT6_0 (SDA6_0) R V	-	3)	83		- K	W
- 6 6 84 P54 SOT6_0 (SDA6_0) R V						4	
SOT6_0 - 6 6 84 (SDA6_0) R V							
- 6 6 84 (SDA6_0) R V						_	
		6	6	0.1		D	V
	_	0	0	64		- K	V
VV0						-	
P55							
SCK6_0						\dashv	
- 7 7 85 SCK6_0 (SCL6_0) J U	_	7	7	85		T	ŢŢ
ADTG_1		,	,	0.5		┤ ′	
SEG39				-			
P56						1	
- 8 8 86 <u>INT08_2</u> J S	_	8	8	86		J J	S
SEG38						┪ ゛	



	Pin	No			I/O sinswit	Din state
LQFP-64 QFN-64	LQFP-80	LQFP-100	QFP-100	Pin name	I/O circuit type	Pin state type
				P30		
				TIOB0_1	1	
5	9	9	87	INT03_2	K	S
				COM7		
				SEG43	†	
				P31		
				TIOB1_1	1	
				SCK6_1	1	
6	10	10	88	(SCL6_1)	K	S
				INT04_2		
				COM6		
				SEG42		
				P32		
				TIOB2_1		
				SOT6_1	1	
7	11	11	89	(SDA6_1)	K	S
				INT05_2		
				COM5		
				SEG41		
				P33		
				INT04_0		
				TIOB3_1		
8	12	12	90	SIN6_1	K	S
				ADTG_6		
				COM4		
				SEG40		
				P34		
-	-	13	91	FRCK0_0	E	Н
				TIOB4_1		
				P35		
_	_	14	92	IC03_0	E	F
		14	72	TIOB5_1		1
				INT08_1		
				P36		
_	_	15	93	IC02_0	E	F
		13	73	SIN5_2		1
				INT09_1		
				P37	_	
				IC01_0		
-	-	16	94	SOT5_2	Е	F
				(SDA5_2)	_	
				INT10_1		



	Pin	No			1/0	5
LQFP-64 QFN-64		LQFP-100	QFP-100	Pin name	I/O circuit type	Pin state type
				P38		
				IC00_0		
-	-	17	95	SCK5_2	Е	F
				(SCL5_2)		
				INT11_1		
				P39		
0	12	10	0.6	DTTI0X_0		TT
9	13	18	96	ADTG_2	L	U
				COM3	7	
				P3A		
				RTO00_0	7	
				(PPG00_0)		
10	14	19	97	TIOA0_1	L	U
				RTCCO_2		
				SUBOUT_2		
				COM2		
				P3B		
				RTO01_0	7	
11	15	20	98	(PPG00_0)	L	U
				TIOA1_1		
				COM1		
				P3C		
				RTO02_0		
12	16	21	99	(PPG02_0)	L	U
				TIOA2_1		
				COM0		
				P3D		
				RTO03_0		
13	17	22	100	(PPG02_0)	J	U
				TIOA3_1		
				SEG37		
				P3E	_	
	4.0			RTO04_0		
14	18	23	1	(PPG04_0)	J	U
				TIOA4_1	\dashv	
				SEG36		
				P3F	_	
1.5	10	24	2	RTO05_0	T	T T
15	19	24	2	(PPG04_0)	J	U
			-	TIOA5_1	-	
16	20	25	2	SEG35		
16	20	25	3	VSS		-
-	-	26	4	VCC	-	-



	Pin	No			I/O oirquit	Pin state
LQFP-64 QFN-64	LQFP-80	LQFP-100	QFP-100	Pin name	I/O circuit type	type
				P40		
-	-	27	5	TIOA0_0	Е	F
				INT12_1		
				P41		
-	-	28	6	TIOA1_0	Е	F
				INT13_1		
		29	7	P42	Е	Н
-	-	29	7	TIOA2_0	E	п
				P43		
-	-	30	8	TIOA3_0	Е	Н
				ADTG_7		
				P44		
-	21	31	9	TIOA4_0	J	U
				SEG34		
				P45		
-	22	32	10	TIOA5_0	J	U
				SEG33		
17	23	33	11	С	-	-
-	24	34	12	VSS	-	-
18	25	35	13	VCC	-	-
19	26	36	14	P46	D	M
19	20	30	14	X0A	В	1V1
20	27	37	15	P47	D	N
20	21	37	13	X1A	В	11
21	28	38	16	INITX	В	С
				P48		
	29	39	17	INT14_1	J	S
-	29	39	17	SIN3_2		S
				SEG32		
				P49		
22				TIOB0_0		
	30	40	18	SEG31	J	U
-				SOT3_2		
				(SDA3_2)		
				P4A		
23				TIOB1_0		
	31	41	19	SEG30	J	U
_				SCK3_2		
				(SCL3_2)		



	Pin	No			1/0 - in it	Dia atata
LQFP-64 QFN-64	LQFP-80	LQFP-100	QFP-100	Pin name	I/O circuit type	Pin state type
		42		P4B		
24	24 32		20	TIOB2_0		T T
24	32	42	20	SEG29	J	U
				IGTRG		
				P4C		
				TIOB3_0		
25	33	43	21	SCK7_1 (SCL7_1)	G	Q
				CEC0		
				P4D		
				TIOB4_0		
26	34	44	22	SOT7_1	О	Z
				(SDA7_1)		
				DA0		
				P4E		
				TIOB5_0		
27	35	45	23	INT06_2	О	Y
				SIN7_1		
				DA1		
28	26	46	24	PE0	С	P
28	36	40	24	MD1		r
29	37	47	25	MD0	Н	D
30	38	48	26	PE2	A	A
30	36	40	20	X0	A	А
31	39	49	27	PE3	A	В
31	37	77	21	X1	Α	Б
32	40	50	28	VSS		-
33	41	51	29	VCC	-	-
				P10		
34	42	52	30	AN00	Q	J
				SEG28		
				P11		
				AN01		
				SIN1_1		
35 43	43	53	31	INT02_1	Q	L
				FRCK0_2		
				WKUP1		
				SEG27		
				P12	Q	J
				AN02		
36	44	44 54	32	SOT1_1		
				(SDA1_1)		
				IC00_2	4	
				SEG26		



	Pin	No			1/0	Discontate
LQFP-64 QFN-64		LQFP-100	QFP-100	Pin name	I/O circuit type	Pin state type
				P13		
				AN03		
				SCK1_1		
27	45	5.5	22	(SCL1_1)		T
37	45	55	33	IC01_2	Q	J
				RTCCO_1		
				SUBOUT_1		
				SEG25		
				P14		
				AN04		
38	4.6	5.0	2.4	INT03_1		17
	46	56	34	IC02_2	Q	K
			<u> </u>	SEG24		
-				SIN0_1		
				P15		
20			•	AN05		
39	477	57	25	IC03_2		
	47	57	35	SEG23	Q	J
				SOT0_1		
-				(SDA0_1)		
				P16		
				AN06		
-	48	58	36	SCK0_1	Q	J
			_	(SCL0_1)		
				SEG22		
			_	P17		
				AN07		
40	49	59	37	SIN2_2	Q	K
				INT04_1		
				SEG21		
41	50	60	38	AVCC	-	-
42	51	61	39	AVRH	-	-
43	52	62	40	AVSS	-	-
				P18		
				AN08		
44	53	63	41	SOT2_2	Q	J
			-	(SDA2_2)		
				SEG20		
			_	P19		
			_	AN09		
45	54	64	42	SCK2_2	Q	J
			-	(SCL2_2)	_	
				SEG19		



	Pin	No			I/O aireuit	Din state
LQFP-64 QFN-64	LQFP-80	LQFP-100	QFP-100	Pin name	I/O circuit type	Pin state type
ασ.				P1A		
				AN10		
				SIN4_1		
-	55	65	43	INT05_1	Q	K
				IC00_1		
				SEG18		
				P1B		
				AN11		
				SOT4_1		_
-	56	66	44	(SDA4_1)	Q	J
				IC01_1		
				SEG17		
				P1C		
				AN12		
		-57	4.5	SCK4_1		.
-	-	67	45	(SCL4_1)	Q	J
				IC02_1		
				SEG16		
				P1D		
				AN13		
-	-	68	46	CTS4_1	Q	J
				IC03_1		
				SEG15		
				P1E		
				AN14		
-	-	69	47	RTS4_1	Q	J
				DTTI0X_1		
				SEG14		
				P1F		
		5 0	40	AN15	1 .	**
-	-	70	48	ADTG_5	F	X
				FRCK0_1		
				P23		
				SCK0_0		
46	57	71	40	(SCL0_0)		T T
		71	49	TIOA7_1	J	U
				SEG13		
-	-			RTO00_1		
				P22		
				SOT0_0		
47	58	72	50	(SDA0_0)	J	U
				TIOB7_1		
				SEG12		



	Pin	No			I/O simoviit	Din state
LQFP-64 QFN-64	LQFP-80	LQFP-100	QFP-100	Pin name	I/O circuit type	Pin state type
				P21		
			SIN0_0	7		
48	59	73	51	INT06_1	J	T
				WKUP2		
				SEG11		
				P20		
	60	74	52	INT05_0	J	S
-	00	/4	32	CROUT_0	J	S
				SEG10		
-	-	75	53	VSS		=
-	-	76	54	VCC	-	-
49	61	77	55	P00	E	Е
47	01	7.7	33	TRSTX	E	E
				P01		
50	62	78	56	TCK	E	Е
				SWCLK		
51	63	79	57	P02	Е	Е
31	03	19	31	TDI	E	E
				P03		
52	64	80	58	TMS	Е	Е
				SWDIO		
				P04		Е
53	65	81	59	TDO	Е	
				SWO		
				P05		
				TIOA5_2		
-	-	82	60	SIN4_2	J	S
				INT00_1		
				SEG09		
				P06		
				TIOB5_2		
		83	61	SOT4_2	J	S
-	_	0.5	01	(SDA4_2)		b
			INT01_1			
				SEG08		
				P07		
	66			ADTG_0	_	
-		84	62	SEG07	J	U
	-			SCK4_2		
				(SCL4_2)		
				P08	_	U
-	_	85	63	TIOA0_2	J	
	- 83		CTS4_2	_		
				SEG06		



	Pin	No			1/0 : :	D:
LQFP-64 QFN-64		LQFP-100	QFP-100	Pin name	I/O circuit type	Pin state type
				P09		
		0.6	6.4	TIOB0_2	T .	
-	-	86	64	RTS4_2	J	U
			-	SEG05		
				P0A		
54	67	87	65	SIN4_0	G	F
			-	INT00_2		
				POB		
55	68	88	66	SOT4_0	G	Н
33	00	00	00	(SDA4_0)		П
				TIOB6_1		
				P0C		
56	69	89	67	SCK4_0	G	Н
	0,	0,		(SCL4_0)		11
				TIOA6_1		
			-	P0D	_	U
-	70	90	68	RTS4_0	J	
				TIOA3_2	_	
				SEG04		
			-	P0E		
_	71	91	69	CTS4_0	J	U
	, 1	/-		TIOB3_2		
				SEG03		
			-	P0F		
				NMIX		
57	72	92	70	CROUT_1	Е	I
	, _	, –		RTCCO_0	_	_
				SUBOUT_0		
				WKUP0		
			-	P63	_	
-	73	93	71	INT03_0	J	S
				SEG02		
			-	P62	_	
				SCK5_0	_	
58	74	94	72	(SCL5_0)	J	U
			ADTG_3			
				SEG01	+	
			-	P61 SOT5_0		U
		75 95	73	SO15_0 (SDA5_0)		
59	75			TIOB2_2		
				DTTIOX_2		
			-	SEG00	1	
				SEGOO		l



	Pin	No			I/O circuit	Pin state	
LQFP-64 QFN-64	LQFP-80	LQFP-100	QFP-100	Pin name	type	type	
				P60			
					SIN5_0		
60	76	76 96	7.4	TIOA2_2	G	R	
00	70		74	INT15_1			
				WKUP3			
				CEC1			
61	77	97	75	P80	G	Н	
01	7.7	97	73	SIN7_2	G	п	
				P81			
62	78	98	76	SOT7_2	G	Н	
				(SDA7_2)			
				P82			
63	79	99	77	SCK7_2	G	Н	
				(SCL7_2)			
64	80	100	78	VSS	-	-	



• List of pin functions

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

				Pin	No	
Pin			LQFP-			
function	Pin name	Function description	64,	LQFP-	LQFP-	QFP-
Tariotion			QFN-	80	100	100
			64			
ADC	ADTG_0		_	66	84	62
	ADTG_1		-	7	7	85
	ADTG_2		9	13	18	96
	ADTG_3		58	74	94	72
	ADTG_4	A/D converter external trigger input pin	-	-	-	-
	ADTG_5		-	-	70	48
	ADTG_6		8	12	12	90
	ADTG_7		-	-	30	8
	ADTG_8		-	-	-	-
	AN00		34	42	52	30
	AN01		35	43	53	31
	AN02		36	44	54	32
	AN03		37	45	55	33
	AN04		38	46	56	34
	AN05		39	47	57	35
	AN06		-	48	58	36
	AN07	A/D converter analog input pin.	40	49	59	37
	AN08	ANxx describes ADC ch.xx.	44	53	63	41
	AN09		45	54	64	42
	AN10		-	55	65	43
	AN11		-	56	66	44
	AN12		-	-	67	45
	AN13		-	-	68	46
	AN14		-	-	69	47
	AN15		-	-	70	48



			Pin No			
Pin			LQFP-			
function	Pin name	Function description	64,	LQFP-	LQFP-	QFP-
Turiction			QFN-	80	100	100
			64			
Base	TIOA0_0		-	-	27	5
Timer	TIOA0_1	Base timer ch.0 TIOA pin	10	14	19	97
0	TIOA0_2	_	-	-	85	63
	TIOB0_0		22	30	40	18
	TIOB0_1	Base timer ch.0 TIOB pin	5	9	9	87
	TIOB0_2	•	_	-	86	64
Base	TIOA1_0		-	-	28	6
Timer	TIOA1_1	Base timer ch.1 TIOA pin	11	15	20	98
1	TIOA1_2	1	_	5	5	83
	TIOB1_0		23	31	41	19
	TIOB1_1	Base timer ch.1 TIOB pin	6	10	10	88
	TIOB1_2	r	_	6	6	84
Base	TIOA2_0		_	-	29	7
Timer	TIOA2_1	Base timer ch.2 TIOA pin	12	16	21	99
2	TIOA2_2		60	76	96	74
	TIOB2_0		24	32	42	20
	TIOB2_1	Base timer ch.2 TIOB pin	7	11	11	89
	TIOB2_2	Buse timer emi2 110B pm	59	75	95	73
Base	TIOA3_0		-	-	30	8
Timer	TIOA3_1	Base timer ch.3 TIOA pin	13	17	22	100
3	TIOA3_2	Buse timer ems 11011pm	-	70	90	68
	TIOB3_0		25	33	43	21
	TIOB3_1	Base timer ch.3 TIOB pin	8	12	12	90
	TIOB3_2	pase times only 1102 pm	_	71	91	69
Base	TIOA4_0		_	21	31	9
Timer	TIOA4_1	Base timer ch.4 TIOA pin	14	18	23	1
4	TIOA4_2		_	-	-	-
	TIOB4_0		26	34	44	22
	TIOB4_1	Base timer ch.4 TIOB pin		-	13	91
	TIOB4_2	pase camer can rate by pass	_	_	-	-
Base	TIOA5_0		_	22	32	10
Timer	TIOA5_1	Base timer ch.5 TIOA pin	15	19	24	2
5	TIOA5_2		-	-	82	60
	TIOB5_0		27	35	45	23
	TIOB5_0	Base timer ch.5 TIOB pin	-	-	14	92
	TIOB5_2	pas canor cano 1102 par	-	_	83	61
Base	TIOA6_1	Base timer ch.6 TIOA pin	56	69	89	67
Timer	TIOB6_1	Base timer ch.6 TIOB pin	55	68	88	66
Base	TIODO_1 TIOA7_0	Base timer cir.o 110b pm	-	-	-	-
Timer	TIOA7_0	Base timer ch.7 TIOA pin	46	57	71	49
7	TIOA7_1	Buse timer cit./ 110/4 pm	-	51	,1	7 /
,	TIOA7_2		+ -	_	_	_
	TIOB7_0	Base timer ch.7 TIOB pin	47	58	72	50
	TIOB7_1	Buse timer cit./ 110b pin	-	-	-	-
	1100/_4					_



				Pin	No	
Pin			LQFP-			
function	Pin name	Function description	64,	LQFP-	LQFP-	QFP-
			QFN-	80	100	100
Dahuagan	CWCLV	Carial voina dabora intenface ale als innut nin	64 50	62	70	56
Debugger	SWCLK	Serial wire debug interface clock input pin	30	62	78	56
	SWDIO	Serial wire debug interface data input / output pin	52	64	80	58
	SWO	Serial wire viewer output pin	53	65	81	59
	TRSTX	J-TAG reset input pin	49	61	77	55
	TCK	J-TAG test clock input pin	50	62	78	56
	TDI	J-TAG test data input pin	51	63	79	57
	TMS	J-TAG test mode state input/output pin	52	64	80	58
	TDO	J-TAG debug data output pin	53	65	81	59
External	INT00_0		2	2	2	80
Interrupt	INT00_1	External interrupt request 00 input pin	-	-	82	60
	INT00_2		54	67	87	65
	INT01_0	T	3	3	3	81
	INT01_1	External interrupt request 01 input pin	-	-	83	61
	INT02_0	F 4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	4	4	4	82
	INT02_1	External interrupt request 02 input pin	35	43	53	31
	INT03_0		-	73	93	71
	INT03_1	External interrupt request 03 input pin	38	46	56	34
	INT03_2		5	9	9	87
	INT04_0		8	12	12	90
	INT04_1	External interrupt request 04 input pin	40	49	59	37
	INT04_2		6	10	10	88
	INT05_0		-	60	74	52
	INT05_1	External interrupt request 05 input pin	-	55	65	43
	INT05_2		7	11	11	89
	INT06_1	External interrupt request 06 input pin	48	59	73	51
	INT06_2		27	35	45	23
	INT07_2	External interrupt request 07 input pin	-	5	5	83
	INT08_1	External interrupt request 08 input pin	-	-	14	92
	INT08_2		-	8	8	86
	INT09_1	External interrupt request 09 input pin	-	-	15	93
	INT10_1	External interrupt request 10 input pin	-	-	16	94
	INT11_1	External interrupt request 11 input pin	-	-	17	95
	INT12_1	External interrupt request 12 input pin	-	-	27	5
	INT13_1	External interrupt request 13 input pin	-	-	28	6
	INT14_1	External interrupt request 14 input pin	-	29	39	17
	INT15_1	External interrupt request 15 input pin	60	76	96	74
	NMIX	Non-Maskable Interrupt input pin	57	72	92	70



				Pin	No	
Pin			LQFP-			
function	Pin name	Function description	64,	LQFP-	LQFP-	QFP-
Turiction			QFN-	80	100	100
			64			
GPIO	P00		49	61	77	55
	P01		50	62	78	56
	P02		51	63	79	57
	P03		52	64	80	58
	P04		53	65	81	59
	P05		-	-	82	60
	P06		-	-	83	61
	P07	General-purpose I/O port 0	-	66	84	62
	P08	General-purpose 1/O port 0	-	-	85	63
	P09		-	-	86	64
	P0A		54	67	87	65
	P0B		55	68	88	66
	P0C		56	69	89	67
	P0D		-	70	90	68
	P0E		-	71	91	69
	P0F		57	72	92	70
	P10		34	42	52	30
	P11		35	43	53	31
	P12		36	44	54	32
	P13		37	45	55	33
	P14		38	46	56	34
	P15		39	47	57	35
	P16		-	48	58	36
	P17	Community of the state of the s	40	49	59	37
	P18	General-purpose I/O port 1	44	53	63	41
	P19		45	54	64	42
	P1A		-	55	65	43
	P1B		-	56	66	44
	P1C		-	-	67	45
	P1D		-	-	68	46
	P1E		-	-	69	47
	P1F		-	-	70	48
	P20		-	60	74	52
	P21	Conord number I/O ===== 2	48	59	73	51
	P22	General-purpose I/O port 2	47	58	72	50
	P23		46	57	71	49



				Pin	Pin No		
Pin			LQFP-				
function	Pin name	Function description	64,	LQFP-	LQFP-	QFP-	
Turiction			QFN-	80	100	100	
			64				
GPIO	P30		5	9	9	87	
	P31		6	10	10	88	
	P32		7	11	11	89	
	P33		8	12	12	90	
	P34		-	-	13	91	
	P35		-	-	14	92	
	P36		_	-	15	93	
	P37	General-purpose I/O port 3	_	-	16	94	
	P38		_	_	17	95	
	P39		9	13	18	96	
	P3A		10	14	19	97	
	P3B		11	15	20	98	
	P3C		12	16	21	99	
	P3D		13	17	22	100	
	P3E		14	18	23	1	
	P3F		15	19	24	2	
	P40		-	-	27	5	
	P41				28	6	
	P42		-	-	29	7	
	P43 P44 P45 P46		-		30	8	
			-	21	31	9	
			-	22	32	10	
		Company 1 many 2 on 1/O many 4	19 20	26 27	36	14 15	
	P47	General-purpose I/O port 4			37		
	P48		- 22	29	39	17	
	P49		22 23	30	40	18	
	P4A			31	41	19	
	P4B		24	32	42	20	
	P4C		25	33	43	21	
	P4D		26	34	44	22	
	P4E		27	35	45	23	
	P50		2	2	2	80	
	P51		3	3	3	81	
	P52	G 1 1/0 1/2	4	4	4	82	
	P53	General-purpose I/O port 5	-	5	5	83	
	P54		-	6	6	84	
	P55		-	7	7	85	
	P56		-	8	8	86	
	P60		60	76	96	74	
	P61	General-purpose I/O port 6	59	75	95	73	
	P62	1 1	58	74	94	72	
	P63		-	73	93	71	
	P80		61	77	97	75	
	P81	General-purpose I/O port 8	62	78	98	76	
	P82		63	79	99	77	
	PE0		28	36	46	24	
	PE2	General-purpose I/O port E	30	38	48	26	
	PE3		31	39	49	27	



				Pin No				
Pin function	Pin name	Function description	LQFP- 64, QFN- 64	LQFP- 80	LQFP- 100	QFP- 100		
Multi-	SIN0_0	Multi-function serial interface ch.0	48	59	73	51		
function	SIN0_1	input pin	-	46	56	34		
Serial 0	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is	47	58	72	50		
	SOT0_1 (SDA0_1)	used in a UART/CSIO (operation modes 0 to 2) and as SDA0 when it is used in an I ² C (operation mode 4).	-	47	57	35		
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is	46	57	71	49		
	SCK0_1 (SCL0_1)	used in a UART/CSIO (operation modes 0 to 2) and as SCL0 when it is used in an I ² C (operation mode 4).	-	48	58	36		
Multi- function	SIN1_1	Multi-function serial interface ch.1 input pin	35	43	53	31		
Serial 1	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA1 when it is used in an I ² C (operation mode 4).	36	44	54	32		
	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL1 when it is used in an I ² C (operation mode 4).	37	45	55	33		
Multi- function	SIN2_2	Multi-function serial interface ch.2 input pin	40	49	59	37		
Serial 2	SOT2_2 (SDA2_2)	Multi-function serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA2 when it is used in an I ² C (operation mode 4).	44	53	63	41		
	SCK2_2 (SCL2_2)	Multi-function serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL2 when it is used in an I ² C (operation mode 4).	45	54	64	42		



				Pin	No	
Pin function	Pin name	Function description	LQFP- 64, QFN- 64	LQFP- 80	LQFP- 100	QFP- 100
Multi-	SIN3_1	Multi-function serial interface ch.3	2	2	2	80
function	SIN3_2	input pin	-	29	39	17
Serial 3	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is	3	3	3	81
	SOT3_2 (SDA3_2)	used in a UART/CSIO (operation modes 0 to 2) and as SDA3 when it is used in an I ² C (operation mode 4).	-	30	40	18
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is	4	4	4	82
	SCK3_2 (SCL3_2)	used in a UART/CSIO (operation modes 0 to 2) and as SCL3 when it is used in an I ² C (operation mode 4).	-	31	41	19
Multi-	SIN4_0	Multi-function serial interface ch.4	54	67	87	65
function	SIN4_1	input pin	-	55	65	43
Serial	SIN4_2	input pin	-	-	82	60
4	SOT4_0 (SDA4_0)	Multi-function serial interface ch.4 output pin.	55	68	88	66
	SOT4_1 (SDA4_1)	This pin operates as SOT4 when it is used in a UART/CSIO (operation	-	56	66	44
	SOT4_2 (SDA4_2)	modes 0 to 2) and as SDA4 when it is used in an I ² C (operation mode 4).	-	-	83	61
	SCK4_0 (SCL4_0)	Multi-function serial interface ch.4 clock I/O pin.	56	69	89	67
	SCK4_1 (SCL4_1)	This pin operates as SCK4 when it is used in a UART/CSIO (operation	-	-	67	45
	SCK4_2 (SCL4_2)	modes 0 to 2) and as SCL4 when it is used in an I ² C (operation mode 4).	-	-	84	62
	RTS4_0	Multi-function serial interface ch.4 RTS	-	70	90	68
	RTS4_1	output pin	-	-	69	47
	RTS4_2	օսւիսւ իու	-	-	86	64
	CTS4_0	Multi-function serial interface ch.4 CTS	-	71	91	69
	CTS4_1	input pin	-	-	68	46
	CTS4_2	mber bin	-	-	85	63



				Pin No			
Pin function	Pin name	Function description	LQFP- 64, QFN- 64	LQFP- 80	LQFP- 100	QFP- 100	
Multi-	SIN5_0	Multi-function serial interface ch.5	60	76	96	74	
function	SIN5_2	input pin	_	-	15	93	
Serial 5	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is	59	75	95	73	
	SOT5_2 (SDA5_2)	used in a UART/CSIO (operation modes 0 to 2) and as SDA5 when it is used in an I ² C (operation mode 4).	-	-	16	94	
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is	58	74	94	72	
	SCK5_2 (SCL5_2)	used in a UART/CSIO (operation modes 0 to 2) and as SCL5 when it is used in an I ² C (operation mode 4).	-	-	17	95	
Multi-	SIN6_0	Multi-function serial interface ch.6	-	5	5	83	
function	SIN6_1	input pin	8	12	12	90	
Serial 6	SOT6_0 (SDA6_0)	Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is	-	6	6	84	
	SOT6_1 (SDA6_1)	used in a UART/CSIO (operation modes 0 to 2) and as SDA6 when it is used in an I ² C (operation mode 4).	7	11	11	89	
	SCK6_0 (SCL6_0)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is	-	7	7	85	
	SCK6_1 (SCL6_1)	used in a UART/CSIO (operation modes 0 to 2) and as SCL6 when it is used in an I ² C (operation mode 4).	6	10	10	88	
Multi-	SIN7_1	Multi-function serial interface ch.7	27	35	45	23	
function	SIN7_2	input pin	61	77	97	75	
Serial 7	SOT7_1 (SDA7_1)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is	26	34	44	22	
	SOT7_2 (SDA7_2)	used in a UART/CSIO (operation modes 0 to 2) and as SDA7 when it is used in an I ² C (operation mode 4).	62	78	98	76	
	SCK7_1 (SCL7_1)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is	25	33	43	21	
	SCK7_2 (SCL7_2)	used in a UART/CSIO (operation modes 0 to 2) and as SCL7 when it is used in an 1 ² C (operation mode 4).	63	79	99	77	



			Pin No			
Pin function	Pin name	Function description	LQFP- 64, QFN- 64	LQFP- 80	LQFP- 100	QFP- 100
Multi-	DTTI0X_0	Input signal of waveform generator to	9	13	18	96
function	DTTI0X_1	control outputs RTO00 to RTO05 of	-	-	69	47
Timer	DTTI0X_2	Multi-function timer 0	59	75	95	73
0	FRCK0_0		-	-	13	91
	FRCK0_1	16-bit free-run timer ch.0 external clock	-	-	70	48
	FRCK0_2	input pin	35	43	53	31
	IC00_0		-	-	17	95
	IC00_1		-	55	65	43
	IC00_2		36	44	54	32
	IC01_0		-	-	16	94
	IC01_1		-	56	66	44
	IC01_2	16-bit input capture input pin of	37	45	55	33
	IC02_0	Multi-function timer 0.	-	-	15	93
	IC02_1	ICxx describes a channel number.	-	-	67	45
	IC02_2		38	46	56	34
	IC03_0		_	-	14	92
	IC03_1		-	-	68	46
	IC03_2		39	47	57	35
	RTO00_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	10	14	19	97
	RTO00_1 (PPG00_1)		-	-	71	49
	RTO01_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	11	15	20	98
	RTO02_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	12	16	21	99
	RTO03_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	13	17	22	100
	RTO04_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	14	18	23	1
	RTO05_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	15	19	24	2
	IGTRG	PPG IGBT mode external trigger input pin	24	32	42	20



			Pin No			
Die			LQFP-			
Pin function	Pin name	Function description	64,	LQFP-	LQFP-	QFP-
Tunction		•	QFN-	80	100	100
			64			
LCD	VV0		-	6	6	84
Controller	VV1		-	5	5	83
	VV2	LCD controller power supply I/O pin	-	4	4	82
	VV3		-	3	3	81
	VV4		2	2	2	80
	COM0		12	16	21	99
	COM1		11	15	20	98
	COM2		10	14	19	97
	COM3	LCD controller common output pin	9	13	18	96
	COM4	LCD controller common output pin	8	12	12	90
	COM5		7	11	11	89
	COM6		6	10	10	88
	COM7		5	9	9	87
	SEG00		59	75	95	73
	SEG01		58	74	94	72
	SEG02		-	73	93	71
	SEG03		-	71	91	69
	SEG04		-	70	90	68
	SEG05		-	-	86	64
	SEG06		-	-	85	63
	SEG07		-	66	84	62
	SEG08		-	-	83	61
	SEG09		-	-	82	60
	SEG10		-	60	74	52
	SEG11		48	59	73	51
	SEG12		47	58	72	50
	SEG13		46	57	71	49
	SEG14		-	-	69	47
	SEG15		-	-	68	46
	SEG16		-	-	67	45
	SEG17	I CD and all an arrange of a day	-	56	66	44
	SEG18	LCD controller segment output pin	-	55	65	43
	SEG19		45	54	64	42
	SEG20		44	53	63	41
	SEG21		40	49	59	37
	SEG22			48	58	36
	SEG23		39	47	57	35
	SEG24		38	46	56	34
	SEG25		37	45	55	33
	SEG26		36	44	54	32
	SEG27		35	43	53	31
	SEG28		34	42	52	30
	SEG29		24	32	42	20
	SEG30 SEG31 SEG32		23	31	41	19
			22	30	40	18
			-	29	39	17
	SEG33		-	22	32	10
	SEG34		-	21	31	9
	SEG35		15	19	24	2
<u> </u>	52555		1.5	17		




				Pin	No	
Pin function	Pin name	Function description	LQFP- 64, QFN- 64	LQFP- 80	LQFP- 100	QFP- 100
LCD	SEG36		14	18	23	1
Controller	SEG37		13	17	22	100
	SEG38		-	8	8	86
	SEG39	I CD	-	7	7	85
	SEG40	LCD controller segment output pin	8	12	12	90
	SEG41		7	11	11	89
	SEG42		6	10	10	88
	SEG43		5	9	9	87
Real-time	RTCCO_0		57	72	92	70
clock	RTCCO_1	Pulse output pin of Real-time clock	37	45	55	33
	RTCCO_2		10	14	19	97
	SUBOUT_0		57	72	92	70
	SUBOUT_1	Sub clock output pin	37	45	55	33
	SUBOUT_2		10	14	19	97
Low- Power	WKUP0	Deep standby mode return signal input pin 0	57	72	92	70
Consumption Mode	WKUP1	Deep standby mode return signal input pin 1	35	43	53	31
	WKUP2	Deep standby mode return signal input pin 2	48	59	73	51
	WKUP3	Deep standby mode return signal input pin 3	60	76	96	74
DAC	DA0	D/A converter ch.0 analog output pin	26	34	44	22
	DA1	D/A converter ch.1 analog output pin	27	35	45	23
HDMI- CEC/	CEC0	HDMI-CEC/Remote Control Reception ch.0 input/output pin	25	33	43	21
Remote Control Reception	CEC1	HDMI-CEC/Remote Control Reception ch.1 input/output pin	60	76	96	74




			Pin No			
Pin function	Pin name	Function description	LQFP- 64, QFN- 64	LQFP- 80	LQFP- 100	QFP- 100
RESET	INITX	External Reset Input Pin. A reset is valid when INITX = "L".	21	28	38	16
Mode	MD0	Mode 0 pin. During normal operation, MD0 = "L" must be input. During serial programming to Flash memory, MD0 = "H" must be input.	29	37	47	25
	MD1	Mode 1 pin. During normal operation, input is not needed. During serial programming to Flash memory, MD1 = "L" must be input.	28	36	46	24
POWER	VCC	Power supply pin	1	1	1	79
	VCC		-	-	26	4
	VCC		18	25	35	13
	VCC		33	41	51	29
	VCC		-	-	76	54
GND	VSS	GND pin	16	20	25	3
	VSS		-	24	34	12
	VSS		32	40	50	28
	VSS		_	-	75	53
	VSS		64	80	100	78
CLOCK	X0	Main clock (oscillation) input pin	30	38	48	26
	X0A	Sub clock (oscillation) input pin	19	26	36	14
	X1	Main clock (oscillation) I/O pin	31	39	49	27
	X1A	Sub clock (oscillation) I/O pin	20	27	37	15
	CROUT_0	Built-in high-speed CR-osc clock	-	60	74	52
	CROUT_1	output port	57	72	92	70
Analog POWER	AVCC	A/D converter and D/A converter analog power supply pin	41	50	60	38
	AVRH	A/D converter analog reference voltage input pin	42	51	61	39
Analog GND	AVSS	A/D converter and D/A converter GND pin	43	52	62	40
C pin	C	Power supply stabilization capacity pin	17	23	33	11



■ I/O CIRCUIT TYPE











Туре	Circuit	Remarks
E	P-ch Digital output R P-ch Digital output P-ch Digital output Pull-up resistor control	 CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I_{OH} = -4mA, I_{OL} = 4mA When this pin is used as an I²C pin, the digital output P-ch transistor is always off
	Standby mode control	
F	P-ch Digital output R Pull-up resistor control Standby mode control Analog input Input control	 CMOS level output CMOS level hysteresis input With input control Analog input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I_{OH} = -4mA, I_{OL} = 4mA










June 30, 2014, MB9AAA0N_DS706-00067-1v0-E







Туре	Circuit	Remarks
R	P-ch P-ch Digital output N-ch Digital output	 CMOS level output CMOS level hysteresis input With input control LCD VV input/output With pull-up resistor control With standby mode control Pull-up resistor Approximately 50kΩ I_{OH} = -4mA, I_{OL} = 4mA When this pin is used as an I²C pin, the digital output P-ch transistor is always off
	Pull-up resistor control Digital input Standby mode control LCD VV	
	input/output LCD VV control	



■ HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

· Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

· Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

· Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-3E



· Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion Inc. recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.



· Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

· Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

 When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, Spansion Inc. packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $M\Omega$). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://www.spansion.com/fjdocuments/fj/datasheet/e-ds/DS00-00004.pdf



■ HANDLING DEVICES

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately $0.1~\mu F$ be connected as a bypass capacitor between each Power supply pin and GND pin near this device.

Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/μs when there is a momentary fluctuation on switching the power supply.


Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Using an external clock

To use the external clock, set general-purpose I/O ports to input the clock to X0/PE2 and X0A/P46 pin.



Handling when using Multi-function serial pin as I²C pin

If it is using the multi-function serial pin as I^2C pins, P-ch transistor of digital output is always disabled. However, I^2C pins need to keep the electrical characteristic like other pins and not to connect to the external I^2C bus system with power OFF.




• C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (C_S) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7µF would be recommended for this series.



Mode pins (MD0, MD1)

Connect the MD pin (MD0, MD1) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

• Notes on power-on

Turn power on/off in the following order or at the same time.

If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on : VCC \rightarrow AVCC \rightarrow AVRH

Turning off : AVRH \rightarrow AVCC \rightarrow VCC

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.


• Differences in features among the products with different memory sizes and between Flash memory products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.



■ BLOCK DIAGRAM



*: For the MB9AFAA1L and MB9AFAA2L, Multi-function Serial Interface does not support hardware flow control in these products.

■ MEMORY SIZE

See " • Memory size" in "■PRODUCT LINEUP" to confirm the memory size.



■ MEMORY MAP

• Memory Map (1)

Memory Map (1)					
					Peripherals Area
			<i>[</i> -	0x41FF_FFFF	
			į		
			!		
			;		
	0xFFFF_FFFF		1 /		
	OXFFFF_FFFF	Decembed	l ;		
	0./5040_0000	Reserved	į		
	0xE010_0000	Cortex-M3 Private	!		December
	05000 0000	Peripherals	į		Reserved
	0xE000_0000	reliplietais	ł .		
			į		
			<i>!</i>		
			l i		
			l ;		
			į		
		Reserved	<u> </u>	0x4003_C000	
	I		l	0x4003_C000 0x4003_B000	RTC
	I		l ;	2V-1002_D000	
	I			0x4003_9000	Reserved
			!	0x4003_8000	MFS
	0x4400_0000		l ;	024000_0000	
	0000_0000	32Mbytes	!	0x4003_6000	Reserved
	0x4200_0000	Bit band alias	l ;	0x4003_5000	LVD/DS mode
	0X1200_0000	Dit barra anao		0X1000_0000	HDMI-CEC/
		Peripherals		0x4003_4000	Remote Control Receive
	0x4000_0000	·		0x4003_3000	GPIO
				0x4003_2000	LCDC
		Reserved		0x4003_1000	Int-Req.Read
	0x2400_0000		\	0x4003_0000	EXTI
		32Mbytes	}	0x4002_F000	Reserved
	0x2200_0000	Bit band alias	i	0x4002_E000	CR Trim
			1		Reserved
	I	Reserved	į	0x4002_9000	
	0x2008_0000			0x4002_8000	D/AC
	0x2000_0000	SRAM1		0x4002_7000	A/DC
	I			0x4002_6000	Reserved
	I	Reserved		0x4002_5000	Base Timer
	0x0010_0008			0x4002_4000	PPG
See "• Memory Map (2)"	0x0010_0000	Security/CR Trim	\ \		
for the memory size					Reserved
details.		-	 	0x4002_1000	NACT 110
		Flash	[0x4002_0000	MFT unit0
			,		
	0x0000_0000				Reserved
<u> </u>	0,0000_0000		·		NOSCIVEU
			1	0x4001_3000	
			1	0x4001_2000	SW WDT
			1	0x4001_1000	HW WDT
			1	0x4001_0000	Clock/Reset
			1		
			1	0x4000_1000	Reserved
			'-	0x4000_0000	Flash I/F
				•	



• Memory Map (2)

	MB9AFAA2L/M/N	MB9AFAA1L/M/N
0x2008_0000	Reserved	0x2008_0000 Reserved
0x2000_4000 0x2000_0000	SRAM1 16Kbytes	0x2000_3000 SRAM1 0x2000_0000 12Kbytes
0x2000_0000	Reserved	Reserved
0x0010_0008 0x0010_0000 0x0010_0000	CR trimming	0x0010_0008 0x0010_0004 0x0010_0000 CR trimming Security
	Reserved	Reserved
0x0002_0000		0x0001_0000
0×0000_0000	Flash 128Kbytes	Flash 64Kbytes 0x0000_0000
*: See "MB9AAA0N/1A0N/A	30N/130N/130L Series	FLASH PROGRAMMING MANUAL" to confirm the

^{*:} See "MB9AAA0N/1A0N/A30N/130N/130L Series FLASH PROGRAMMING MANUAL" to confirm the detail of Flash memory.



• Peripheral Address Map

Peripheral Add	•	_	
Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	AHB	Flash memory I/F register
0x4000_1000	0x4000_FFFF	Alib	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF	APB0	Software Watchdog timer
0x4001_3000	0x4001_4FFF	Arbu	Reserved
0x4001_5000	0x4001_5FFF		Reserved
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_1FFF		Reserved
0x4002_2000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF		Base Timer
0x4002_6000	0x4002_6FFF	APB1	Reserved
0x4002_7000	0x4002_7FFF		A/D Converter
0x4002_8000	0x4002_8FFF		D/A Converter
0x4002_9000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Built-in CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt
0x4003_1000	0x4003_1FFF		Interrupt Source Check Register
0x4003_2000	0x4003_2FFF		LCD Controller
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		HDMI-CEC/ Remote Control Receiver
0x4003_5000	0x4003_50FF		Low-Voltage Detector
0x4003_5100	0x4003_5FFF	A DD 2	Deep standby mode Controller
0x4003_6000	0x4003_6FFF	APB2	Reserved
0x4003_7000	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function serial
0x4003_9000	0x4003_9FFF		Reserved
0x4003_A000	0x4003_AFFF		Reserved
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_FFFF		Reserved
0x4004_0000	0x4004_FFFF		Reserved
0x4005_0000	0x4005_FFFF		Reserved
0x4006_0000	0x4006_0FFF		Reserved
0x4006_1000	0x4006_1FFF	AHB	Reserved
0x4006_2000	0x4006_2FFF		Reserved
0x4006_3000	0x4006_3FFF		Reserved
0x4006_4000	0x41FF_FFFF		Reserved



■ PIN STATUS IN EACH CPU STATE

The terms used for pin status have the following meanings.

• INITX = 0

This is the period when the INITX pin is the "L" level.

INITX = 1

This is the period when the INITX pin is the "H" level.

• SPL = 0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "0".

• SPL = 1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "1".

• Input enabled

Indicates that the input function can be used.

• Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

• Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

Setting disabled

Indicates that the setting is disabled.

• Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

• Analog input is enabled

Indicates that the analog input is enabled.

• Trace output

Indicates that the trace function can be used.

• GPIO selected

In Deep standby mode, pins switch to the general-purpose I/O port.



• List of Pin Status

	LIST OF P				ı	1		1		1
us type	Function	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, lode, or ode state	mode or De	ndby RTC eep standby ode state	Return from Deep standby mode state
Pin status type	group	Power supply unstable	Power sup		Power supply stable		oply stable	Power sup	. ,	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1
	Main crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
A	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state / When oscillation stops*1, output maintains previous state / Internal input fixed at "0"	Hi-Z / Input enabled / When oscillation stops*1, Hi-Z / Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Output maintains previous state / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state
В	Main crystal oscillator output pin	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	output / Internal	Maintain previous state / When oscillation stops*1, Hi-Z output / Internal	output / Internal	Maintain previous state / When oscillation stops*1, Hi-Z output / Internal input fixed at "0"	output / Internal	output / Internal
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled



Pin status type	Function group	Power-on reset or low-voltage detection state Power	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, ode, or ode state	mode or De	ndby RTC eep standby ode state	Return from Deep standby mode state
Pin st	group	supply unstable	Power supply stable		supply stable	Power supply stable		Power sup	supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1
	Mode	Input	Input	Input	Input	Input	Input	Input	Input	Input
D	input pin	enabled	enabled	enabled	enabled	enabled	enabled	enabled	enabled	enabled
	mpat pm	- CHARLET CO	Pull-up /	Pull-up /	- Ciluo i Cu	· · · · · · · · · · · · · · · · · · ·	Maintain	Maintain	Maintain	- CHAOTOG
	JTAG	Hi-Z	Input	Input			previous	previous	previous	
	selected		enabled	enabled			state	state	state	
Е	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Output maintain previous state / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state
	External interrupt enabled selected Resource	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO selected Internal		GPIO selected
F	other than above selected				Maintain previous	Maintain previous	Hi-Z/	input fixed at "0"	Hi-Z / Internal input fixed	sciected
	GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	state	state	Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	at "0"	Maintain previous state
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled			Hi-Z / Internal input fixed at "0"	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO selected Internal		GPIO
G	Resource other than above selected				Maintain previous state	Maintain previous state	W 3 /	input fixed at "0"	Hi-Z / Internal	selected
	GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled			Hi-Z / Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	input fixed at "0"	Maintain previous state



Pin status type	Function	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, lode, or ode state	mode or De	ndby RTC eep standby ode state	Return from Deep standby mode state
Pin star	group	Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	oply stable	Power sup	oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INIT: SPL = 0	X = 1 SPL = 1	INIT: SPL = 0	X = 1 SPL = 1	INITX = 1
	Resource selected		Hi-Z/	Hi-Z/	- Maintain	Maintain	Hi-Z/	GPIO selected Internal input fixed at "0"	Hi-Z/	GPIO selected
Н	GPIO selected	Hi-Z	Input enabled	Input enabled	previous state	previous state	Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	Internal input fixed at "0"	Maintain previous state
	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state			CDIO
Ι	Resource other than above selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected Maintain previous
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	state Hi-Z / Internal input fixed at "0" / Analog input enabled
J	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0" Output maintains previous state / Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	GPIO selected Internal input fixed at "0" Output maintains previous state / Internal input fixed at "0"



Pin status type	Function	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, ode, or ode state	mode or De	ndby RTC eep standby ode state	Return from Deep standby mode state
Pin stat	group	Power supply unstable		oply stable	Power supply stable		oply stable		oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1		X = 1		X = 1	INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
			Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/
	A1		Internal input fixed	Internal	Internal input fixed	Internal input fixed	Internal input fixed	Internal input fixed	Internal	Internal input fixed
	Analog input	Hi-Z	at "0" /	input fixed at "0" /	at "0" /	at "0" /	at "0" /	at "0" /	input fixed at "0" /	at "0" /
	selected	III-Z	Analog	Analog	Analog	Analog	Analog	Analog	Analog	Analog
	selected		input	input	input	input	input	input	input	input
			enabled	enabled	enabled	enabled	enabled	enabled	enabled	enabled
	External		chabica	Chabled	Chabica	chabica	chabica	Chabica	Chabica	Chabled
	interrupt						Maintain			
	enabled						previous	GPIO		GPIO
	selected						state	selected		selected
K	Resource							Internal		Internal
	other than							input fixed		input fixed
	above	~ .			Maintain	Maintain		at "0"	Hi-Z/	at "0"
	selected	Setting	Setting	Setting	previous	previous			Internal	
		disabled	disabled	disabled	state	state	Hi-Z/	Output	input fixed	Output
							Internal	maintains	at "0"	maintains
	CDIO						input fixed	previous		previous
	GPIO						at "0"	state /		state /
	selected							Internal		Internal
								input fixed		input fixed
								at "0"		at "0"
			Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/
			Internal	Internal	Internal	Internal	Internal	Internal	Internal	Internal
	Analog		input fixed	input fixed	input fixed	input fixed	input fixed	input fixed	input fixed	input fixed
	input	Hi-Z	at "0" /	at "0" /	at "0" /	at "0" /	at "0" /	at "0" /	at "0" /	at "0" /
	selected	ed	Analog	Analog	Analog	Analog	Analog	Analog	Analog	Analog
			input	input	input	input	input	input	input	input
			enabled	enabled	enabled	enabled	enabled	enabled	enabled	enabled
	WIZID						Hi-Z/	WKUP	Hi-Z/	
	WKUP enabled						Internal input fixed	input	WKUP	
	enabled						at "0"	enabled	input enabled	
	External						at 0		enabled	GPIO
	External interrupt						Maintain			selected
L	enabled						previous	GPIO		Internal
	selected						state	selected		input fixed
	Resource				Maintain	Maintain		Internal		at "0"
	other than	Setting	Setting	Setting	previous	previous		input fixed		
	above	disabled	disabled	disabled	state	state		at "0"	Hi-Z/	
	selected						_		Internal	
							Hi-Z /	Output	input fixed	Output
							Internal	maintains	at "0"	maintains
	ar						input fixed	previous		previous
	GPIO						at "0"	state /		state /
	selected							Internal		Internal
								input fixed		input fixed
								at "0"		at "0"



Pin status type	Function	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, lode, or ode state	mode or De	ndby RTC eep standby ode state	Return from Deep standby mode state
Pin stat	group	Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	oply stable	Power sup	oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1		X = 1		X = 1	INITX = 1
\vdash	C14-1	-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	Sub crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
М	External sub clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state / When oscillation stops*², output maintains previous state / Internal input fixed at "0"	Hi-Z / Input enabled / When oscillation stops* ² , Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops*², output maintains previous state / Internal input fixed at "0"	Hi-Z / Input enabled / When oscillation stops*², Hi-Z / Internal input fixed at "0"	Maintain previous state / When Return from Deep Standby STOP mode, GPIO is selected
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Output maintains previous state / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state
N	Sub crystal oscillator output pin	Hi-Z / Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Maintain previous state	Maintain previous state / When oscillation stops*2, Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops*², Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops*², Hi-Z/ Internal input fixed at "0"	Maintain previous state / When oscillation stops*2, Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stops*², Hi-Z / Internal input fixed at "0"
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Maintain previous state



us type	Function	low-voltage detection state internal reset sta		Device internal reset state	Run mode or SLEEP mode state	or SLEEP RTC mode,		ode, or mode or De		Return from Deep standby mode state
Pin status type	group	Power supply unstable	,	oply stable	Power supply stable		Power supply stable		Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	GPIO selected / Internal input fixed at "0"	Hi-Z/	GPIO selected
О	GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled			Hi-Z / Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	Internal input fixed at "0"	Maintain previous state
	Mode	Input	Input	Input	Input	Input	Input	Input	Input	Input
_	input pin	enabled	enabled	enabled	enabled	enabled	enabled	enabled	enabled	enabled
P	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	Maintain previous state	Hi-Z / Input enabled	Maintain previous state
	CEC enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
Q	Resource other than above selected	Hi-Z					Hi-Z/	GPIO selected Internal input fixed at "0"	Hi-Z/	GPIO selected
Q	GPIO selected		Hi-Z Input enabled	Hi-Z/ Input enabled	Maintain previous state	Maintain previous state	Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	Internal input fixed at "0"	Maintain previous state



us type	Function	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, lode, or ode state	Deep star mode or De STOP me		Return from Deep standby mode state
Pin status type	group	Power supply unstable	Power sup		Power supply stable		Power supply stable		Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1		X = 1	INIT		INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	CEC	Setting	Setting	Setting	Maintain	Maintain	Maintain	Maintain	Maintain	Maintain
	enabled	disabled	disabled	disabled	previous	previous	previous	previous	previous	previous
	- Chaored	distroica	distroited	distroited	state	state	state	state	state	state
	WKUP enabled	Setting disabled	Setting	Setting			Hi-Z / Internal input fixed at "0"	WKUP input enabled	Hi-Z / WKUP input enabled	
R	External interrupt enabled selected		d disabled disabled			Maintain previous state	GPIO selected Internal		GPIO selected	
K	Resource other than above selected				Maintain previous state	Maintain previous state	Hi-Z/	input fixed at "0"	Hi-Z / Internal input fixed	
	GPIO selected	Hi-Z	Hi-Z / Hi-Z / Input Input enabled enabled			Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	at "0"	Maintain previous state	
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO selected		GPIO selected Internal
S	Resource other than above selected		W. 5.	W 52	Maintain previous	Maintain previous	W	Internal input fixed at "0"	Hi-Z / Internal	input fixed at "0"
	GPIO selected	Hi-Z	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	state	state	Hi-Z/ Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	input fixed at "0"	Output maintains previous state / Internal input fixed at "0"



Pin status type	Function group	Power-on reset or low-voltage detection state Power supply unstable	INITX input state		mode or De STOP m	ndby RTC eep standby ode state	Return from Deep standby mode state Power supply stable			
		-	INIIX = 0	INIIX = 1	INI I X = 1	SPL = 0	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled	-	GFL=0	Hi-Z / Internal input fixed at "0"	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected Internal input fixed at "0"
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain	Maintain	Maintain previous state	GPIO selected Internal		GPIO selected Internal
Т	Resource other than above selected		Hi-Z/	state	previous	previous state	Hi-Z/	input fixed at "0"	Hi-Z / Internal input fixed	input fixed at "0"
	GPIO selected	Hi-Z	Internal input fixed at "0"	Internal input fixed at "0"			Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	at "0"	Output maintains previous state / Internal input fixed at "0"
	Resource selected		Hi-Z/	Hi-Z/	Maintain	Maintain	Hi-Z/	GPIO selected Internal input fixed at "0"	Hi-Z/	GPIO selected Internal input fixed at "0"
U	GPIO selected	Hi-Z	Internal input fixed at "0"	Internal input fixed at "0"	previous state	previous state	Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"
	Resource selected		Hi-Z/	Hi-7/ Hi-7/		Moint-i-	Hi-Z/	GPIO selected Internal input fixed at "0"	Hi-Z/	Hi-Z/
V	GPIO selected	Hi-Z	Internal input fixed at "0"	Internal Internal input fixed input fixed	Maintain previous state	Maintain previous state	Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	Internal input fixed at "0"	Internal input fixed at "0"



Pin status type	Function	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, ode, or ode state	mode or De	ndby RTC eep standby ode state	Return from Deep standby mode state
Pin stat	group	Power supply unstable	Power sup	. ,	Power supply stable	'	oply stable		oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1		X = 1		X = 1	INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled		Maintain previous state		GPIO selected		
W	Resource other than above selected		W 7		Maintain previous	Maintain previous	W 7 /	Internal input fixed at "0"	ked Hi-Z / Internal	Hi-Z / Internal
	GPIO selected	Hi-Z GPIO	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	state	state	Hi-Z / Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	input fixed at "0"	input fixed at "0"
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z/ Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
X	Resource other than above selected						Hi-Z/	GPIO selected Internal input fixed at "0"	Hi-Z/	GPIO selected
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	Internal input fixed at "0"	Maintain previous state



us type	Function	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, lode, or ode state	mode or De	ndby RTC eep standby ode state	Return from Deep standby mode state
Pin status type	group	Power supply unstable	Power supply stable		Power supply stable	Power supply stable			oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1		X = 1	INIT:		INITX = 1
	Analog output selected	Setting disabled	Setting disabled	Setting disabled	-	*3	*4	SPL = 0	SPL = 1	-
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO selected Internal input fixed		GPIO selected
Y	Resource other than above selected				Maintain previous state	Maintain previous state	Hi-Z/	at "0"	Hi-Z / Internal input fixed at "0"	
	GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled			Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"		Maintain previous state
	Analog output selected	Setting disabled	Setting disabled	Setting disabled		*3	*4	GPIO selected		anyo.
7	Resource other than above selected				Maintain		W 7/	Internal input fixed at "0"	Hi-Z / Internal	GPIO selected
Z	GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"	Output maintains previous state / Internal input fixed at "0"	input fixed at "0"	Maintain previous state

^{*1:} Oscillation is stopped at Sub run mode, Low-speed CR run mode, Sub SLEEP mode, Low-speed CR SLEEP mode, Sub timer mode, Low-speed CR timer mode, RTC mode, STOP mode, Deep standby RTC mode, and Deep standby STOP mode.

^{*2:} Oscillation is stopped at STOP mode and Deep standby STOP mode.

^{*3 :} Maintain previous state at timer mode. GPIO selected Internal input fixed at "0" at RTC mode, STOP mode.

^{*4 :} Maintain previous state at timer mode. Hi-Z/Internal input fixed at "0" at RTC mode, STOP mode.



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Doromotor	Symbol	Rat	ting	Lloit	Remarks 5V tolerant
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1,*2	V_{CC}	Vss - 0.5	Vss + 6.5	V	
Analog power supply voltage*1,*3	AV_{CC}	Vss - 0.5	Vss + 6.5	V	
Analog reference voltage*1,*3	AVRH	Vss - 0.5	Vss + 6.5	V	
LCD input voltage* ^{1,*3}	VV4 to VV0	Vss - 0.5	Vss + 6.5	V	
Input voltage*1	$V_{\rm I}$	Vss - 0.5	$V_{CC} + 0.5$ ($\leq 6.5V$)	V	
		Vss - 0.5	Vss + 6.5	V	5V tolerant
Analog pin input voltage*1	V_{IA}	Vss - 0.5	$AV_{CC} + 0.5$ ($\leq 6.5V$)	V	
Output voltage*1	Vo	Vss - 0.5	$V_{CC} + 0.5$ ($\leq 6.5V$)	V	
"L" level maximum output current*4	I_{OL}	-	10	mA	
"L" level average output current*5	I_{OLAV}	-	4	mA	
"L" level total maximum output current	$\sum I_{OL}$	-	100	mA	
"L" level total average output current*6	$\sum I_{OLAV}$	=	50	mA	
"H" level maximum output current*4	I_{OH}	=	-10	mA	
"H" level average output current*5	I_{OHAV}	=	- 4	mA	
"H" level total maximum output current	$\sum I_{OH}$	-	-100	mA	
"H" level total average output current*6	$\sum I_{OHAV}$	-	-50	mA	
Power consumption	P_{D}		400	mW	
Storage temperature	T _{STG}	- 55	+ 150	°C	

^{*1 :} These parameters are based on the condition that Vss = AVss = 0V.

<WARNING>

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

^{*2 :} V_{CC} must not drop below Vss - 0.5V.

^{*3:} Be careful not to exceed $V_{CC} + 0.5 \text{ V}$, for example, when the power is turned on.

^{*4:} The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

^{*5:} The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

^{*6:} The total average output current is defined as the average current value flowing through all of corresponding pins for a 100ms.



2. Recommended Operating Conditions

(Vss = AVss = 0.0V)

Dor	ameter	Symbol	Conditions	Val	ue	Unit	Remarks
Fai	ametei	Symbol	Conditions	Min	Max	Offic	Remarks
Dorrige grandler	volto co	V		1.8	5.5	V	*1
Power supply	voltage	V_{CC}	-	2.2	5.5	V	*2
LCD input vol	ltage	VV4	-	2.2	V_{CC}	V	
Analog power	supply voltage	AV_{CC}	=	1.8	5.5	V	$AV_{CC} = V_{CC}$
Analog referei	ana voltaga	AVRH		2.7	AV_{CC}	V	$AV_{CC} \ge 2.7V$
Alialog lelelel	ice voltage	АУКП	=	AV_{CC}	Avcc	V	$AV_{CC} < 2.7V$
Smoothing cap	pacitor	C_S	-	1	10	μF	For Regulator *3
	FPT-64P-M38,						
	FPT-64P-M39,						
Operating	FPT-80P-M37,	Ta	_	- 40	+ 85	°C	
Temperature	FPT-80P-M40,	14	_	- 40	1 03		
	FPT-100P-M23,						
	FPT-100P-M06						

^{*1 :} When LCD is not used

<WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

^{*2:} When LCD is used

^{*3 :} See "•C Pin" in "■HANDLING DEVICES" for the smoothing capacitor.



3. DC Characteristics

(1) Current Rating

 $(V_{CC} = AV_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Daramatar	Symbol	Pin		anditions	Val	lue		
Parameter	Symbol	name		onditions	Typ* ³	Max	Unit	Remarks
			Normal operation (PLL)	CPU: 20MHz, Peripheral: 20MHz, 4MHz crystal oscillation Flash memory 0Wait, FRWTR.RWT = 00, FSYNDN.SD = 000	19	24	mA	*1
				CPU: 20MHz, Peripheral: clock stopped, 4MHz crystal oscillation NOP operation	9.5	12.5	mA	*1
	I_{CC}		Normal operation (built-in high-speed CR)	CPU/Peripheral : 4MHz* ² Flash memory 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000	4.5 5	mA	*1	
Power			Normal operation (sub oscillation)	CPU/Peripheral: 32kHz, 32kHz crystal oscillation Flash memory 0Wait, FRWTR.RWT = 00, FSYNDN.SD = 000	0.25	0.55	mA	*1
supply current		VCC	Normal operation (built-in low-speed CR)	CPU/Peripheral : 100kHz, Flash memory 0Wait, FRWTR.RWT = 00, FSYNDN.SD = 000	0.3	0.95	mA	*1
			SLEEP operation (PLL)	Peripheral : 20MHz 4MHz crystal oscillation	8	10.5	mA	*1
	1.		SLEEP operation (built-in high-speed CR)	Peripheral : 4MHz* ²	2	2.5	mA	*1
	I_{CCS}		SLEEP operation (sub oscillation)	Peripheral : 32kHz 32kHz crystal oscillation	0.2	0.45	mA	*1
			SLEEP operation (built-in low-speed CR)	Peripheral : 100kHz	0.25	0.65	mA	*1
	T.		TIMER mode	Ta = + 25°C, When LVD is off 32kHz crystal oscillation	7.5	60	μΑ	*1
	I _{CCT}		(sub oscillation)	Ta = +85°C, When LVD is off 32kHz crystal oscillation	16	150	μΑ	*1



Doromotor	Symbol	Pin	C	Conditions	Va	lue	Lloit	Remarks
Parameter	Symbol	name	C	onuluons	Typ*3	Max	Offic	Remarks
	Lagn		Ta = $+25$ °C, When LVD is off 32kHz crystal osc		1.5	6.5	μА	*1
	I_{CCR}		RTC mode	Ta = +85°C, When LVD is off 32kHz crystal oscillation	6	79	μА	*1
D.	I _{CCRD}		Deep standby	Ta = +25°C, When LVD is off 32kHz crystal oscillation	1.3	4.5	μА	*1
Power supply current		VCC	RTC mode	Ta = + 85°C, When LVD is off 32kHz crystal oscillation	3	22	μА	*1
			STOP mode	Ta = +25°C, When LVD is off 0.6	0.6	5	μΑ	*1
	I _{CCH}		STOP mode	Ta = +85°C, When LVD is off	4.2	77	μΑ	*1
	T		Deep standby	Ta = +25°C, When LVD is off	0.4	3	μΑ	*1
	I_{CCHD}		STOP mode	Ta = +85°C, When LVD is off	1.4	20	μΑ	*1

^{*1:} When all ports are fixed.

• LVD current

 $(V_{CC} = AV_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Pin	Conditions		lue	Unit	Remarks
T dramotor	Cymbe.	name	001131110110	Typ*	Max	01111	rtomanto
Low-voltage			For occurrence of reset or for occurrence of interrupt in normal mode operation	10	20	μΑ	When not
detection circuit (LVD) power supply current	etection circuit LVD) power I_{CCLVD}		For occurrence of reset and for occurrence of interrupt in normal mode operation	14	30	μΑ	detected
			For occurrence of interrupt in low-power mode operation	0.3	2	μΑ	When not detected

^{*:} When $V_{CC}=3.3V$

^{*2:} When setting it to 4MHz by trimming.

^{*3:} When $V_{CC}=3.3V$



(2) Pin Characteristics

 $(V_{CC} = AV_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$

		5.			Value	5 55		= - 40 C t0 + 63 C)
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level		MD0, MD1 PE0, PE2, PE3, P46, P47, P3A, P3B, P3C, P3D, P3E, P3F, INITX	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	
input voltage (hysteresis input)	V_{IHS}	P0A, P0B, P0C, P4C, P60, P80, P81, P82	-	V _{CC} × 0.7	-	V _{ss} + 5.5	V	5V tolerant
		CMOS hysteresis input pins other than the above	-	V _{CC} × 0.7	-	V _{CC} + 0.3	V	
"L" level input	V	MD0, MD1 PE0, PE2, PE3, P46, P47, INITX	-	V _{ss} - 0.3	-	$V_{\rm CC} \times 0.2$	V	
(hysteresis input)	V _{ILS}	CMOS hysteresis input pins other than the above	-	V _{ss} - 0.3	-	$V_{\rm CC} \times 0.3$	V	
"H" level output voltage	V _{OH}	Pxx	$\begin{split} &V_{CC} \geq 4.5 \text{ V,} \\ &I_{OH} = -4\text{mA} \\ &V_{CC} < 4.5 \text{ V,} \\ &I_{OH} = -1\text{mA} \end{split}$	V _{CC} - 0.5	-	V _{CC}	V	
"L" level output voltage	V _{OL}	Pxx	$V_{CC} \ge 4.5 \text{ V},$ $I_{OL} = 4\text{mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OL} = 2\text{mA}$	$ m V_{SS}$	-	0.4	V	
Input leak current	I_{IL}	-	-	- 5	-	+ 5	μΑ	
Pull-up resistor value	$R_{ m PU}$	Pull-up pin	$V_{CC} \ge 4.5 \text{ V}$ $V_{CC} < 4.5 \text{ V}$	25 40	50 100	100	kΩ	
Input capacitance	$C_{\rm IN}$	Other than VCC, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	



(3) LCD Characteristics

 $(V_{CC} = 2.2V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Cymahal	Pin	Conditions	(V _{CC} – 2.2 V tO	Value	33 01, 14		Rem
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	arks
	V_{VV0}	VV0		0	-	$V_{VV4} \times 5\%$		
VV0 to VV3 Output	V_{VV1}	VV1	When using	$V_{VV4} \times 1/4 - 10\%$	-	$V_{VV4} \times 1/4 + 10\%$		
voltage (1/4 bias)	V _{VV2}	VV2	internal dividing register	$V_{VV4} \times 1/2 -10\%$	-	$V_{VV4} \times 1/2 + 10\%$	V	
	V _{VV3}	VV3		$V_{VV4} \times 3/4 -10\%$	-	$V_{VV4} \times 3/4 + 10\%$		
	V_{VV0}	VV0		0	-	$V_{VV4} \times 5\%$		
VV0 to VV3 Output	V_{VV1}	VV1	When using	$V_{VV4} \times 1/3$ -10%	-	$V_{VV4}\times 1/3\\+10\%$		
voltage (1/3 bias)	V_{VV2}	VV2	internal dividing register	$V_{VV4} \times 2/3$ -10%	-	$\begin{array}{c} V_{VV4} \times 2/3 \\ +10\% \end{array}$	V	
() = 1,	V_{VV3}	VV3		$V_{VV4} \times 2/3$ -10%	-	$\begin{array}{c} V_{VV4} \times 2/3 \\ +10\% \end{array}$		
	V_{VV0}	VV0		0	-	$V_{VV4}\times 5\%$		
VV0 to VV3 Output	V _{VV1}	VV1	When using	$V_{VV4} \times 1/2 -10\%$	-	$V_{\mathrm{VV4}} \times 1/2 \\ +10\%$		
voltage (1/2 bias)	V _{VV2}	VV2	internal dividing register	$V_{VV4} \times 1/2 -10\%$	-	$V_{VV4} \times 1/2 + 10\%$	V	
(3.2.33.0)	V _{VV3}	VV3		$V_{VV4} \times 1/2 -10\%$	-	$V_{VV4} \times 1/2 + 10\%$		
VV4	I _{R100K}	VV4	When using $100 \text{ k}\Omega$ internal dividing register	-	15	35	μΑ	
Active current (1/4 bias)	I_{R10K}	VV4	When using 10 kΩ internal dividing register	-	130	250	μΑ	
VV4	I _{R100K}	VV4	When using 100 kΩ internal dividing register	-	18	45	μΑ	
Active current (1/3 bias)	I_{R10K}	VV4	When using 10 kΩ internal dividing register	-	170	350	μΑ	
VV4	I _{R100K}	VV4	When using 100 kΩ internal dividing register	-	27	75	μΑ	
Active current (1/2 bias)	I_{R10K}	VV4	When using 10 kΩ internal dividing register	-	250	500	μΑ	
VV4 Static current	Ioff_vv4	VV4	When LCD stops	-	-	0.5	μА	
VV0 Output Voltage in using external resistor	V _{VV0E}	VV0	I _{OL} =1 mA	-	-	1.0	V	



4. AC Characteristics


(1) Main Clock Input Characteristics

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Symbol	Pin	Conditions	Val	lue	Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Max	Offic	Remarks
			$V_{CC} \ge 2.0V$	4	20	MHz	When crystal oscillator
Input frequency	F_{CH}		$V_{CC} < 2.0V$	4	4	MHz	is connected
input frequency	1.CH		$V_{CC} \ge 4.5V$	4	20	MHz	When using external
			$V_{CC} < 4.5V$	4	16	MHz	clock
Input clock cycle	tarrer	X0,	$V_{CC} \ge 4.5V$	50	250	ns	When using external
input clock cycle	t _{CYLH}	X1	$V_{CC} < 4.5V$	62.5	250	ns	clock
Input clock pulse	_		Pwh/tcylh,	45	55	%	When using external
width			Pwl/tcylh	43	33	%	clock
Input clock rising	t_{CF} ,		_	_	5	ns	When using external
time and falling time	t_{CR}		_		3	113	clock
	F_{CM}	-	-	-	20	MHz	Master clock
	F_{CC}	_	_	_	20	MHz	Base clock
		_	_	_	20	WILLS	(HCLK/FCLK)
	F_{CP0}	-	-	-	20	MHz	APB0 bus clock*2
	F_{CP1}	-	-	-	20	MHz	APB1 bus clock* ²
	F_{CP2}	-		-	20	MHz	APB2 bus clock*2
				50		ne	Base clock
Internal operating	t _{CYCC}	-	-	30	-	ns	(HCLK/FCLK)
clock*1	t_{CYCP0}	ı	-	50	-	ns	APB0 bus clock*2
cycle time	t_{CYCP1}		-	50	-	ns	APB1 bus clock*2
	t_{CYCP2}	-	-	50	-	ns	APB2 bus clock*2

^{*1:} For more information about each internal operating clock, see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".

*2: For about each APB bus which each peripheral is connected to, see "■BLOCK DIAGRAM" in this data sheet.






(2) Sub Clock Input Characteristics

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Farameter	Symbol	name	Conditions	Min Typ Ma:		Max	Offic	Remarks
Input frequency	F_{CL}		-	-	32.768	-	kHz	When crystal oscillator is connected
		X0A,	-	32	-	100	kHz	When using external clock
Input clock cycle	t _{CYLL}	X1A	-	10	-	31.25	μs	When using external clock
Input clock pulse width	-		Pwh/tcyll, Pwl/tcyll	45	-	55	%	When using external clock



(3) Built-in CR Oscillation Characteristics

• Built-in high-speed CR

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

(V _{CC} = 1.8 V to 5.5 V, V _{SS} = 0 V, 1a = -40 C to									
Parameter	Symbol	Conditions		Value			Unit	Remarks	
Farameter				Min	Тур	Max	Offic	Remarks	
Clock frequency	F_{CRH}	$V_{CC} \ge 2.2 \text{ V}$	$Ta = +25^{\circ}C$	3.92	4	4.08	MHz	When trimming*1	
			$Ta = -40^{\circ}C \text{ to } + 85^{\circ}C$	3.8	4	4.2			
			$Ta = -40^{\circ}C \text{ to } + 85^{\circ}C$	2.3	-	7.03		When not trimming	
		V _{cc} < 2.2 V	Ta = +25°C	3.4	4	4.6	MHz	When trimming* ¹	
			$Ta = -40^{\circ}C \text{ to } + 85^{\circ}C$	3.16	4	4.84			
			$Ta = -40^{\circ}C \text{ to } + 85^{\circ}C$	2.3	-	7.03		When not trimming	
Frequency stabilization time	t_{CRWT}	-		-	-	10	μs	*2	

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

• Built-in low-speed CR

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Cumbal	Conditions	Value			Lloit	Domorko
Parameter	Symbol		Min	Тур	Max	Unit	Remarks
Clock frequency	F _{CRL}	-	50	100	150	kHz	

^{*2:} This is time from the trim value setting to stable of the frequency of the High-speed CR clock.

After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.



(4-1) Operating Conditions of Main PLL (In the case of using main clock for input of PLL)

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	200	-	-	μs	
PLL input clock frequency	F_{PLLI}	4	-	20	MHz	
PLL multiplication rate	-	1	-	5	multiplier	
PLL macro oscillation clock frequency	F_{PLLO}	10	-	20	MHz	
Main PLL clock frequency* ²	F_{CLKPLL}	1	_	20	MHz	

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

(4-2) Operating Conditions of Main PLL (In the case of using the built-in high-speed CR for the input clock of the main PLL)

 $(V_{CC} = 2.2V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol		Value		Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	200	-	-	μs	
PLL input clock frequency	F_{PLLI}	3.8	4	4.2	MHz	
PLL multiplication rate	-	3	-	4	multiplier	
PLL macro oscillation clock frequency	F _{PLLO}	11.4	-	16.8	MHz	
Main PLL clock frequency* ²	F _{CLKPLL}	ı	-	16.8	MHz	

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

Note: Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency has been trimmed.

(5) Reset Input Characteristics

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

				· CC		- , , .	
Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
i arameter	Symbol	name	Conditions	Min	Max	5	Remarks
				500	-	ns	
		DHEN		1.5	-	ms	When RTC mode
Reset input time	t_{INITX}	INITX	-				or STOP mode
•				1.5	_	ms	When deep
				1.5		1113	standby mode

^{*2:} For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".


^{*2:} For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".



(6) Power-on Reset Timing

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol Pin			Value		Unit	Remarks
Parameter	Symbol	name	Min	Тур	Max	O III	Remarks
Power supply rising time	dV/dt		0.1	-	-	V/ms	
Power supply shut down time	Toff		1	ı	-	ms	
Reset release voltage	Vdeth	VCC	1.44	1.60	1.76	V	When voltage rises
Reset detection voltage	Vdetl	VCC	1.39	1.55	1.71	V	When voltage drops
Reset release delay time	Tond		ı	ı	10	ms	$dV/dt \ge 0.1 mV/\mu s$
Reset detection delay time	Toffd		-	-	0.4	ms	$dV/dt \ge -0.04 mV/\mu s$






(7) Base Timer Input Timing

• Timer input timing

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks	
Parameter	Symbol	Pili lialile	Conditions	Min	Max	Ullit	Remarks	
Input pulse width	t _{TIWH} , t _{TIWL}	TIOAn/TIOBn (when using as ECK, TIN)	-	2t _{CYCP}	-	ns		



• Trigger input timing

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

			(100 – 1.0	1 10 3.3 1, 1	$\frac{1}{2}$	10	C to 1 03 C)	
Parameter	Symbol	Pin name Conditions Va		ue	Unit	Remarks		
Parameter	Symbol	Fill Hallie	Conditions	Min	Max	Offic	Remarks	
	t	TIOAn/TIOBn						
Input pulse width	t _{TRGH} ,	(when using as TGIN)	-	$2t_{CYCP}$	-	ns		



Note: t_{CYCP} indicates the APB bus clock cycle time. About the APB bus number which the base timer is connected to, see " \blacksquare BLOCK DIAGRAM" in this data sheet.



(8) CSIO Timing

• Synchronous serial (SPI = 0, SCINV = 0)


 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	V _{CC} < 2	2.7V	2.7V V _{CC} < 4		$V_{CC} \ge 4.5V$		Unit	
		паше		Min	Max	Min	Max	Min	Max		
Serial clock cycle time	t_{SCYC}	SCKx		$4t_{CYCP}$	1	4t _{CYCP}	ı	$4t_{CYCP}$	-	ns	
$\begin{array}{c} SCK \downarrow \rightarrow SOT \\ delay time \end{array}$	t _{SLOVI}	SCKx, SOTx	Internal shift	Internal shift clock	-40	+40	-30	+30	-20	+20	ns
$SIN \rightarrow SCK \uparrow$ setup time	t _{IVSHI}	SCKx, SINx	operation	75	-	50	-	30	-	ns	
$SCK \uparrow \rightarrow SIN$ hold time	t _{SHIXI}	SCKx, SINx		0	-	0	-	0	-	ns	
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns	
Serial clock "H" pulse width	t_{SHSL}	SCKx		t _{CYCP} + 10	ı	$t_{CYCP} + 10$	ı	t _{CYCP} + 10	-	ns	
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVE}	SCKx, SOTx	External shift clock	ı	75	-	50	ı	30	ns	
$SIN \rightarrow SCK \uparrow$ setup time	t _{IVSHE}	SCKx, SINx	operation	10	1	10	ı	10	-	ns	
$SCK \uparrow \rightarrow SIN$ hold time	t _{SHIXE}	SCKx, SINx		20	1	20	1	20	-	ns	
SCK falling time	tF	SCKx		-	5	-	5	-	5	ns	
SCK rising time	tR	SCKx		-	5	-	5	-	5	ns	

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50 pF$.









• Synchronous serial (SPI = 0, SCINV = 1)


 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Parameter	eter Symbol r		Conditions				′ ≤ 4.5V	$V_{CC} \ge 2$	1.5V	Unit	
		name		Min	Max	Min	Max	Min	Max		
Serial clock cycle time	t_{SCYC}	SCKx		$4t_{CYCP}$	ı	$4t_{CYCP}$	1	4t _{CYCP}	1	ns	
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVI}	SCKx, SOTx	Internal shift	Internal shift clock	-40	+40	-30	+30	-20	+20	ns
$SIN \rightarrow SCK \downarrow$ setup time	t_{IVSLI}	SCKx, SINx	operation	75	ı	50	ı	30	ı	ns	
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXI}	SCKx, SINx		0	1	0	1	0	1	ns	
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	ı	2t _{CYCP} - 10	ı	2t _{CYCP} - 10	ı	ns	
Serial clock "H" pulse width	t_{SHSL}	SCKx		$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	ı	$t_{CYCP} + 10$	ı	ns	
$SCK \uparrow \rightarrow SOT$ delay time	t_{SHOVE}	SCKx, SOTx	External shift	ı	75	ı	50	ı	30	ns	
$SIN \rightarrow SCK \downarrow$ setup time	t _{IVSLE}	SCKx, SINx	clock operation	10	ı	10	ı	10	ı	ns	
$SCK \downarrow \rightarrow SIN$ hold time	$t_{\rm SLIXE}$	SCKx, SINx		20	-	20	1	20	-	ns	
SCK falling time	tF	SCKx		-	5	-	5	-	5	ns	
SCK rising time	tR	SCKx		-	5	-	5	-	5	ns	

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50 pF$.









• Synchronous serial (SPI = 1, SCINV = 0)


 $(V_{CC}$ = 1.8V to 5.5V, V_{SS} = 0V, Ta = - 40°C to + 85°C)


Parameter	Symbol	Pin name	Conditions $V_{CC} < 2.7V$ V_{C}		2.7V V _{CC} < 4 Min		V _{CC} ≥ ·	4.5V Max	Unit					
Serial clock				IVIIII	IVIAA	IVIIII	IVIAA	IVIIII	IVIAA					
cycle time	t_{SCYC}	SCKx		$4t_{CYCP}$	-	$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns				
$SCK \uparrow \rightarrow SOT$	4	SCKx,		-40	+40	-30	+30	-20	+20					
delay time	t_{SHOVI}	SOTx	T., 4 1 . 1. 10	-40	+40	-30	+30	-20	+20	ns				
$SIN \rightarrow SCK \downarrow$	t _{IVSLI}	SCKx,	Internal shift clock			clock		75	_	50	-	30	_	ns
setup time	TVSLI	SINx	operation							-				
$SCK \downarrow \rightarrow SIN$	$t_{\rm SLIXI}$	SCKx, SINx	<u>.</u>	0	-	0	-	0	-	ns				
hold time					-	24		2.		2.				
$SOT \rightarrow SCK \downarrow$ delay time	t_{SOVLI}	SCKx, SOTx		$2t_{CYCP}$ - 30	-	$2t_{CYCP}$ - 30	-	2t _{CYCP} - 30	-	ns				
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns				
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	1	t _{CYCP} + 10	1	ns				
$SCK \uparrow \rightarrow SOT$ delay time	t_{SHOVE}	SCKx, SOTx	External shift	-	75	-	50	-	30	ns				
$SIN \rightarrow SCK \downarrow$		SCKx,	clock											
setup time	t_{IVSLE}	SINx	operation	10	-	10	-	10	-	ns				
$\begin{array}{c} SCK \downarrow \rightarrow SIN \\ hold time \end{array}$	$t_{\rm SLIXE}$	SCKx, SINx		20	-	20	-	20	-	ns				
SCK falling time	tF	SCKx		-	5	-	5	-	5	ns				
SCK rising time	tR	SCKx		-	5	-	5	-	5	ns				

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- \bullet When the external load capacitance $C_L = 50 pF$.









• Synchronous serial (SPI = 1, SCINV = 1)


 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	V _{CC} <		2.7V V _{CC} < 4	4.5V	$V_{CC} \ge c$		Unit	
				Min	Max	Min	Max	Min	Max		
Serial clock cycle time	t_{SCYC}	SCKx		$4t_{CYCP}$	-	$4t_{CYCP}$	-	4t _{CYCP}	-	ns	
$\begin{array}{c} SCK \downarrow \rightarrow SOT \\ delay time \end{array}$	$t_{ m SLOVI}$	SCKx, SOTx	Internal shift clock		-40	+40	-30	+30	-20	+20	ns
$SIN \rightarrow SCK \uparrow$ setup time	t _{IVSHI}	SCKx, SINx			75	-	50	-	30	-	ns
$SCK \uparrow \rightarrow SIN$ hold time	$t_{ m SHIXI}$	SCKx, SINx	•	0	-	0	ı	0	-	ns	
$SOT \rightarrow SCK \uparrow$ delay time	t _{SOVHI}	SCKx, SOTx		2t _{CYCP} - 30	ı	2t _{CYCP} - 30	ı	2t _{CYCP} - 30	ı	ns	
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	ı	2t _{CYCP} - 10	ı	2t _{CYCP} - 10	ı	ns	
Serial clock "H" pulse width	t _{SHSL}	SCKx		$t_{CYCP} + 10$	ı	t _{CYCP} + 10	ı	t _{CYCP} + 10	ı	ns	
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVE}	SCKx, SOTx	External shift clock	-	75	-	50	-	30	ns	
$SIN \rightarrow SCK \uparrow$ setup time	t_{IVSHE}	SCKx, SINx	operation	10	ı	10	ı	10	ı	ns	
$SCK \uparrow \rightarrow SIN$ hold time	t _{SHIXE}	SCKx, SINx		20	ı	20	ı	20	-	ns	
SCK falling time	tF	SCKx		ı	5	ı	5	-	5	ns	
SCK rising time	tR	SCKx		-	5	-	5	-	5	ns	

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50 pF$.








• External clock (EXT = 1) : asynchronous only

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Parameter Symbol (Valu	Unit	Remarks	
Parameter	Symbol	Conditions	Min	Max	Offic	Remarks
Serial clock "L" pulse width	t_{SLSH}		$t_{CYCP} + 10$	-	ns	
Serial clock "H" pulse width	t_{SHSL}	$C_L = 50pF$	$t_{CYCP} + 10$	-	ns	
SCK falling time	tF	$C_L = 30pr$	=	5	ns	
SCK rising time	tR		-	5	ns	






(9) External Input Timing

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Cymbol	Din nome	Conditions	Value		Lloit	Domorko		
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks		
		ADTG					A/D converter		
		ADIO					trigger input		
		FRCKx] -	-	$2t_{CYCP}^{*1}$	-	ns	Free-run timer input	
		TRCKX					clock		
		ICxx					Input capture		
Input pulse width	t _{INH} ,	DTTIxX	-	$2t_{CYCP}^{*1}$	-	ns	Waveform generator		
	$t_{ m INL}$	$t_{ m INL}$	$t_{\rm INL}$	IGTRG	-	$2t_{CYCP}^{*1}$	-	ns	PPG IGBT mode
		INT00 to INT15,		$2t_{CYCP} + 100*^1$	-	ns	External interrupt,		
		NMIX	-	500* ²	-	ns	NMI		
		WKUPx		500*3		20.0	Deep standby wake		
		WKUPX	-	300"	_	ns	up		

^{*1:} t_{CYCP} indicates the APB bus clock cycle time except stop when in stop mode, etc.
About the APB bus number which the A/D converter, Multifunction Timer, PPG, External interrupt, Deep standby mode Controller are connected to, see "■BLOCK DIAGRAM" in this data sheet.

^{*3 :} When in deep standby STOP mode, in deep standby RTC mode.



^{*2 :} When in stop mode, in timer mode.



(10) I²C Timing


 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Cymbol	Conditions	Conditions Standard-mod		mode Fast-mode			Domorko
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	F_{SCL}		0	100	0	400	kHz	
(Repeated) START condition								
hold time	t_{HDSTA}		4.0	-	0.6	-	μs	
$SDA \downarrow \rightarrow SCL \downarrow$								
SCL clock "L" width	t_{LOW}		4.7	-	1.3	-	μs	
SCL clock "H" width	t_{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START condition								
setup time	t_{SUSTA}	$C_L = 50 pF$,	4.7	-	0.6	-	μs	
$SCL \uparrow \rightarrow SDA \downarrow$		$C_L = 30pr$, $R =$,					
Data hold time	t _{HDDAT}	$(Vp/I_{OL})^{*1}$	0	3.45* ²	0	$0.9*^{3}$	us	
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	HDDAI	(V P/ TOL)	U	3.43	· ·	0.5	μισ	
Data setup time	t _{SUDAT}		250	_	100	_	ns	
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	SUDAI		250		100		113	
STOP condition setup time	t		4.0	_	0.6	_	116	
$SCL \uparrow \rightarrow SDA \uparrow$	t_{SUSTO}		4.0	_	0.0	_	μs	
Bus free time between								
"STOP condition" and	t_{BUF}		4.7	-	1.3	-	μs	
"START condition"								
Noise filter	t_{SP}	-	$2 t_{CYCP}^{*4}$	-	$2 t_{CYCP}^{*4}$	-	ns	

- *1: R and C_L represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistor and I_{OL} indicates V_{OL} guaranteed current.
- *2 : The maximum t_{HDDAT} must satisfy that it does not extend at least "L" period (t_{LOW}) of device's SCL signal.
- *3 : A Fast-mode I^2C bus device can be used on a Standard-mode I^2C bus system as long as the device satisfies the requirement of " $t_{SUDAT} \ge 250$ ns".
- *4: t_{CYCP} is the APB bus clock cycle time.

About the APB bus number which I²C is connected to, see "■BLOCK DIAGRAM" in this data sheet. To use Standard-mode, set the APB bus clock at 2MHz or more.

To use Fast-mode, set the APB bus clock at 8MHz or more.






(11) JTAG Timing

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	meter Symbol Pin name Conditions		Conditions	Va	lue	Unit	Domorko
Parameter	Symbol	Pin name	Conditions	Min	Max	Offic	Remarks
TMS,TDI setup	t	TCK,	$V_{CC} \ge 4.5V$	15		ne	
time	t _{JTAGS}	TMS, TDI	$V_{\rm CC}$ < 4.5V	13	1	ns	
TMS,TDI hold	+	TCK,	$V_{CC} \ge 4.5V$	15		ne	
time	t _{JTAGH}	TMS, TDI	$V_{CC} < 4.5V$	13	-	ns	
		TCK,	$V_{CC} \geq 4.5 V$	-	30		
TDO delay time	$t_{\rm JTAGD}$	TDO	$2.7V \le V_{CC} < 4.5V$	-	45	ns	
		100	$V_{\rm CC}$ < 2.7V	-	60		

Note: When the external load capacitance $C_L = 50$ pF.





5. 12-bit A/D Converter

• Electrical Characteristics for the A/D Converter

 $(V_{CC} = AV_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doromotor	Cumb of	Pin		Value			Remarks	
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks	
Resolution	-	-	-	-	12	bit		
Integral Manlingquity			- 3.0	-	+ 3.0	LSB	$AV_{CC} \ge 2.7V$	
Integral Nonlinearity	-	_	- 4.0	-	+ 4.0	LSB	$AV_{CC} < 2.7V$	
Differential Nonlinearity			- 1.9	-	+ 1.9	LSB	$AV_{CC} \ge 2.7V$	
Differential Nothinearity	-	-	- 2.9	-	+ 2.9	LSB	$AV_{CC} < 2.7V$	
Zero transition voltage	V_{ZT}	ANxx	- 20	-	+ 20	mV		
Full-scale transition voltage	V_{FST}	ANxx	AVRH-20	-	AVRH+20	mV		
Conversion time	-	-	1.0^{*1}	-	-	μs	$AV_{CC} \ge 2.7V$	
Sampling time* ²	Ts	-	0.3	1	10	μs		
C	Tr1		50		1000		$AV_{CC} \ge 2.7V$	
Compare clock cycle* ³	Teck	-	200	-	1000	ns	$AV_{CC} < 2.7V$	
Period of operation enable	Tstt			_	1	116		
state transitions	1811	-	_	-	1	μs		
Power supply current	_	AVCC	-	1.4	2.5	mA	A/D operation	
(analog + digital)	-	AVCC	-	0.1	0.35	μΑ	A/D stop	
Reference power supply			_	0.5	1.5	mA	A/D operation	
current	-	AVRH				1117 1	AVRH=5.5V	
(between AVRH and AVSS)			-	0.1	0.3	μΑ	A/D stop	
Analog input capacity	C_{AIN}	-	-	-	15	pF		
					0.9		$AV_{CC} \ge 4.5V$	
Analog input resistor	R_{AIN}	-	-	-	1.6	kΩ	$2.7V \le AV_{CC} < 4.5V$	
					4.0		$AV_{CC} < 2.7V$	
Interchannel disparity	-	-	-	-	4	LSB		
Analog port input current	-	ANxx	-	-	0.3	μΑ		
Analog input voltage	-	ANxx	AVSS	-	AVRH	V		
Reference voltage	-	AVRH	2.7	_	AVCC	V	$AV_{CC} \ge 2.7V$	
Ŭ			AVCC				$AV_{CC} < 2.7V$	

^{*1:} The conversion time is the value of sampling time (Ts) + compare time (Tc).

The condition of the minimum conversion time is, the value of sampling time: 300ns, the value of compare time: 700ns ($AV_{CC} \ge 2.7V$).

Ensure that it satisfies the value of the sampling time (Ts) and compare clock cycle (Tcck).

For setting* of the sampling time and compare clock cycle, see "Chapter: A/D Converter" in "FM3 Family PERIPHERAL MANUAL Analog Macro Part".

The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.


For the number of the APB bus to which the A/D Converter is connected, see "■Block Diagram".

The Base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

Ensure to set the sampling time to satisfy (Equation 1). *3: The compare time (Tc) is the value of (Equation 2).

^{*2:} A necessary sampling time changes by external impedance.





(Equation 1) Ts
$$\geq$$
 ($R_{AIN} + Rext$) \times $C_{AIN} \times 9$

Ts : Sampling time

 R_{AIN} : input resistor of A/D = $0.9 k\Omega$ at $4.5 \le AVCC \le 5.5$

input resistor of A/D = $1.6k\Omega$ at $2.7 \le AVCC < 4.5$

input resistor of A/D = $4.0k\Omega$ at $1.8 \le AVCC < 2.7$

 C_{AIN} : input capacity of A/D = 15pF at $1.8 \le AVCC \le 5.5$

Rext: Output impedance of external circuit

(Equation 2) $Tc = Tcck \times 14$

Tc : Compare time

Tcck : Compare clock cycle



• Definition of 12-bit A/D Converter Terms

• Resolution : Analog variation that is recognized by an A/D converter.

• Integral Nonlinearity : Deviation of the line between the zero-transition point


(0b00000000000000000000000000000001) and the full-scale transition point

 $(0b1111111111110 \leftarrow \rightarrow 0b111111111111)$ from the actual conversion

characteristics.

• Differential Nonlinearity : Deviation from the ideal value of the input voltage that is required to

change the output code by 1 LSB.



Integral Nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential Nonlinearity of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N : A/D converter digital output value.

 V_{ZT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST} : Voltage at which the digital output changes from 0xFFE to 0xFFF. V_{NT} : Voltage at which the digital output changes from 0x(N - 1) to 0xN.



6. 10-bit D/A Converter

• Electrical Characteristics for the D/A Converter

 $(V_{CC} = AV_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	11,66	Value	7.5 1, 133	Unit	Remarks
raiaiiletei	Symbol	FIII Haine	Min	Тур	Max	Offic	Remarks
Resolution	-		-	1	10	bit	
Conversion time	tc20	20	0.37	0.53	0.69	μs	Load 20pF
Conversion time	tc100		1.87	2.67	3.47	μs	Load 100pF
Integral Nonlinearity*1	INL		-4.0	ı	+4.0	LSB	
Differential Nonlinearity* ¹ ,* ²	DNL	DAx	-0.9	ı	+0.9	LSB	
Output Voltage offset	V		ı	ı	10.0	mV	Code is 0x000
Output voltage offset	V_{OFF}		-50.0	-	+5.5	mV	Code is 0x3FF
Analog output	D		2.45	3.50	4.55	kΩ	D/A operation
impedance	R_{O}		5.0	9.0	ı	$M\Omega$	D/A stop
Output undefined period	t_R		-	-	250	ns	
	IDDA* ²		190	314	440	μΑ	D/A 1ch. operation AV _{CC} =3.3V
Power supply current*1	IDDA*	AVCC	285	476	670	μΑ	D/A 1ch. operation AV _{CC} =5.0V
	IDSA		-	-	1.0	μΑ	D/A stop

^{*1:} No-load

^{*2:} Generates the max current by the CODE about 0x200




7. Low-Voltage Detection Characteristics

(1) Low-Voltage Detection Reset

 $(Ta = -40^{\circ}C \text{ to} + 85^{\circ}C)$

Doromotor	Cymbol	Conditions	Value		Unit	Domorko		
Parameter	Symbol	Conditions	Min	Тур	Max	Offic	Remarks	
Detected voltage	V_{DLR}	SVHR = 0001	1.43	1.53	1.63	V	When voltage drops	
Released voltage	V_{DHR}	3 V HK = 0001	1.53	1.63	1.73	V	When voltage rises	
Detected voltage	$V_{\rm DLR}$	SVHR = 0100	1.80	1.93	2.06	V	When voltage drops	
Released voltage	V_{DHR}	3 V HK = 0100	1.90	2.03	2.16	V	When voltage rises	
LVD stabilization wait time	T_{LVDRW}	-	-	-	633 × t _{CYCP} *	μs		
Detection/Release delay time	T_{LVDRD}	$dV/dt \ge -4mV/\mu s$	ı	1	60	μs		

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.





(2) Interrupt of Low-Voltage Detection

• Normal mode

 $(Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Danamatan	0	0 1111		Value		1.120	(1a = - 40 C t0 + 83 C)
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	V_{DLI}	SVHI = 0000	1.87	2.00	2.13	V	When voltage drops
Released voltage	V_{DHI}	3 V HI = 0000	1.97	2.10	2.23	V	When voltage rises
Detected voltage	V_{DLI}	SVHI = 0001	1.96	2.10	2.24	V	When voltage drops
Released voltage	V_{DHI}	3 VHI = 0001	2.06	2.20	2.34	V	When voltage rises
Detected voltage	V_{DLI}	SVHI = 0010	2.05	2.20	2.35	V	When voltage drops
Released voltage	V_{DHI}	3 VHI = 0010	2.15	2.30	2.45	V	When voltage rises
Detected voltage	V_{DLI}	SVHI = 0011	2.15	2.30	2.45	V	When voltage drops
Released voltage	V_{DHI}	3 VHI = 0011	2.25	2.40	2.55	V	When voltage rises
Detected voltage	V_{DLI}	SVHI = 0100	2.24	2.40	2.56	V	When voltage drops
Released voltage	V_{DHI}	SVH1 = 0100	2.34	2.50	2.66	V	When voltage rises
Detected voltage	V_{DLI}	CVIII 0101	2.33	2.50	2.67	V	When voltage drops
Released voltage	V_{DHI}	SVHI = 0101	2.43	2.60	2.77	V	When voltage rises
Detected voltage	V_{DLI}	SVHI = 0110	2.43	2.60	2.77	V	When voltage drops
Released voltage	V_{DHI}	SVH1 = 0110	2.53	2.70	2.87	V	When voltage rises
Detected voltage	V_{DLI}	CVIII 0111	2.61	2.80	2.99	V	When voltage drops
Released voltage	V_{DHI}	SVHI = 0111	2.71	2.90	3.09	V	When voltage rises
Detected voltage	V_{DLI}	CVIII 1000	2.80	3.00	3.20	V	When voltage drops
Released voltage	V_{DHI}	SVHI = 1000	2.90	3.10	3.30	V	When voltage rises
Detected voltage	V_{DLI}	CVIII 1001	2.99	3.20	3.41	V	When voltage drops
Released voltage	V_{DHI}	SVHI = 1001	3.09	3.30	3.51	V	When voltage rises
Detected voltage	V_{DLI}	SVHI = 1010	3.36	3.60	3.84	V	When voltage drops
Released voltage	V_{DHI}	3 VHI = 1010	3.46	3.70	3.94	V	When voltage rises
Detected voltage	V_{DLI}	SVHI = 1011	3.45	3.70	3.95	V	When voltage drops
Released voltage	V_{DHI}	SVHI = 1011	3.55	3.80	4.05	V	When voltage rises
Detected voltage	V_{DLI}	SVHI = 1100	3.73	4.00	4.27	V	When voltage drops
Released voltage	V_{DHI}	3 VHI = 1100	3.83	4.10	4.37	V	When voltage rises
Detected voltage	V_{DLI}	SVHI = 1101	3.83	4.10	4.37	V	When voltage drops
Released voltage	V_{DHI}	3 VHI = 1101	3.93	4.20	4.47	V	When voltage rises
Detected voltage	V_{DLI}	CVIII - 1110	3.92	4.20	4.48	V	When voltage drops
Released voltage	V_{DHI}	SVHI = 1110	4.02	4.30	4.58	V	When voltage rises
LVD stabilization wait time	T_{LVDIW}	-	-	-	633 × t _{CYCP} *	μs	_
Detection/Release delay time	T _{LVDID}	$dV/dt \ge \\ -4mV/\mu s$	-	-	60	μs	_

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.



• Low-power mode

 $(Ta = -40^{\circ}C \text{ to} + 85^{\circ}C)$

_				Value	<u> </u>	l	(1a = - 40 € to + 65 €)	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Detected voltage	V_{DLIL}		1.80	2.00	2.20	V	When voltage drops	
Released voltage	V _{DHIL}	SVHI = 0000	1.90	2.10	2.30	V	When voltage rises	
Detected voltage	V _{DLIL}		1.89	2.10	2.31	V	When voltage drops	
Released voltage	V _{DHIL}	SVHI = 0001	1.99	2.20	2.41	V	When voltage rises	
Detected voltage	V _{DLIL}		1.98	2.20	2.42	V	When voltage drops	
Released voltage	V _{DHIL}	SVHI = 0010	2.08	2.30	2.52	V	When voltage rises	
Detected voltage	V _{DLIL}	GYTYY 0011	2.07	2.30	2.53	V	When voltage drops	
Released voltage	V _{DHIL}	SVHI = 0011	2.17	2.40	2.63	V	When voltage rises	
Detected voltage	V _{DLIL}	GY YYYY 0400	2.16	2.40	2.64	V	When voltage drops	
Released voltage	V _{DHIL}	SVHI = 0100	2.26	2.50	2.74	V	When voltage rises	
Detected voltage	V _{DLIL}	GY WYY 0101	2.25	2.50	2.75	V	When voltage drops	
Released voltage	V _{DHIL}	SVHI = 0101	2.35	2.60	2.85	V	When voltage rises	
Detected voltage	V _{DLIL}	GV/III 0110	2.34	2.60	2.86	V	When voltage drops	
Released voltage	V _{DHIL}	SVHI = 0110	2.44	2.70	2.96	V	When voltage rises	
Detected voltage	V _{DLIL}	CVIII 0111	2.52	2.80	3.08	V	When voltage drops	
Released voltage	V_{DHIL}	SVHI = 0111	2.62	2.90	3.18	V	When voltage rises	
Detected voltage	V_{DLIL}	GV/III 1000	2.70	3.00	3.30	V	When voltage drops	
Released voltage	V_{DHIL}	SVHI = 1000	2.80	3.10	3.40	V	When voltage rises	
Detected voltage	V_{DLIL}	CVIII 1001	2.88	3.20	3.52	V	When voltage drops	
Released voltage	V_{DHIL}	SVHI = 1001	2.98	3.30	3.62	V	When voltage rises	
Detected voltage	V_{DLIL}	SVHI = 1010	3.24	3.60	3.96	V	When voltage drops	
Released voltage	V_{DHIL}	SVHI = 1010	3.34	3.70	4.06	V	When voltage rises	
Detected voltage	V_{DLIL}	CVIII 1011	3.33	3.70	4.07	V	When voltage drops	
Released voltage	V_{DHIL}	SVHI = 1011	3.43	3.80	4.17	V	When voltage rises	
Detected voltage	V_{DLIL}	SVHI = 1100	3.60	4.00	4.40	V	When voltage drops	
Released voltage	V_{DHIL}	3 VHI = 1100	3.70	4.10	4.50	V	When voltage rises	
Detected voltage	V_{DLIL}	CVIII 1101	3.69	4.10	4.51	V	When voltage drops	
Released voltage	V_{DHIL}	SVHI = 1101	3.79	4.20	4.61	V	When voltage rises	
Detected voltage	V_{DLIL}	CVIII - 1110	3.78	4.20	4.62	V	When voltage drops	
Released voltage	V_{DHIL}	SVHI = 1110	3.88	4.30	4.72	V	When voltage rises	
LVD stabilization wait time	T_{LVDILW}	-	-	-	8039 × t _{CYCP} *	μs		
Detection/Release delay time	T _{LVDILD}	$\begin{array}{c} dV/dt \geq \\ -0.4 mV/\mu s \end{array}$	-	-	800	μs		

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.



8. Flash Memory Write/Erase Characteristics

 $(V_{CC} = 2.0V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$

Doro	Parameter		Value		Unit	Remarks
Fala	meter	Min	Тур	Max	Oill	Remarks
Sector erase	Large Sector		0.6	3.1		Excludes write time prior to internal
time	Small Sector	ı	0.3	1.6	S	erase
Half word (16-	-bit)		25	400	110	Not including system-level overhead
write time		-	23	400	μs	time.
Chin arese tim	0		1.0	0.4		Excludes write time prior to internal
Chip erase tim	e - 1.8 9.4 s		8	erase		

Write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20 *	
10,000	10 *	
100,000	5*	

^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at + 85°C).





■ ORDERING INFORMATION

Part number	Package			
MB9AFAA1LPMC1	Plastic • LQFP(0.5mm pitch), 64-pin			
MB9AFAA2LPMC1	(FPT-64P-M38)			
MB9AFAA1LPMC	Plastic • LQFP(0.65mm pitch), 64-pin			
MB9AFAA2LPMC	(FPT-64P-M39)			
MB9AFAA1MPMC	Plastic • LQFP(0.5mm pitch), 80-pin			
MB9AFAA2MPMC	(FPT-80P-M37)			
MB9AFAA1MPMC1	Plastic • LQFP(0.65mm pitch), 80-pin			
MB9AFAA2MPMC1	(FPT-80P-M40)			
MB9AFAA1NPMC	Plastic • LQFP(0.5mm pitch), 100-pin			
MB9AFAA2NPMC	(FPT-100P-M23)			
MB9AFAA1NPF	Plastic • QFP(0.65mm pitch), 100-pin			
MB9AFAA2NPF	(FPT-100P-M06)			




■ PACKAGE DIMENSIONS







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


















80-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	14.00 mm × 14.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.60 mm Max.
	Code (Reference)	P-LQFP80-14 × 14-0.65
(FPT-80P-M40)		







100-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	14.00 mm × 14.00 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
(FPT-100P-M23)	Weight	0.65 g











■ MAJOR CHANGES

Page	Section	Change Results
Revision 0.1		
-	-	Initial release
Revision 1.0		
-	-	Changed from Preliminary to Full Producton
-	-	Deleted a part of QFN
66,67	■ELECTRICAL CHARACTERISTICS 3.DC Characteristics (1) Current Rating	Revised the values of "TBD"





Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2014 Spansion. All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® EclipseTM, ORNANDTM and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.

MB9AAA0N DS706-00067-1v0-E, June 30, 2014