Allowable Operating Ratings at $Ta = 25^{\circ}C$


| Parameter | Symbol | Conditions | Ratings | Unit |
|--------------------------|--------|------------|---------|------|
| Supply voltage range | VM | | 9 to 32 | V |
| Logic input voltage | VIN | | 0 to 5 | V |
| VREF input voltage range | VREF | | 0 to 3 | V |

Electrical Characteristics at $Ta = 25^{\circ}C$, VM = 24V, VREF = 1.5V


| Parameter | Symbol | Conditions | | Ratings | | Unit |
|-----------------------------------|----------------------|--|-------|---------|-------|------|
| Parameter | Symbol | Conditions | min | typ | max | Unit |
| Standby mode current drain | I _M st | ST = "L" | | 70 | 100 | μA |
| Current drain | IM | ST = "H", OE = "H", no load | | 3.3 | 4.6 | mA |
| Thermal shutdown temperature | TSD | Design guarantee | 150 | 180 | 200 | °C |
| Thermal hysteresis width | ΔTSD | Design guarantee | | 40 | | °C |
| Logic pin input current | IINL | V _{IN} = 0.8V | 3 | 8 | 15 | μA |
| | I _{IN} H | V _{IN} = 5V | 30 | 50 | 70 | μA |
| Logic high-level input voltage | V _{IN} H | | 2.0 | | | V |
| Logic low-level input voltage | V _{IN} L | | | | 0.8 | V |
| Chopping frequency | Fch | Cosc1 = 100pF | 70 | 100 | 130 | kHz |
| OSC1 pin charge/discharge current | losc1 | | 7 | 10 | 13 | μA |
| Chopping oscillation circuit | Vtup1 | | 0.8 | 1 | 1.2 | V |
| threshold voltage | Vtdown1 | | 0.3 | 0.5 | 0.7 | V |
| VREF pin input voltage | Iref | VREF = 1.5V | -0.5 | | | μA |
| DOWN output residual voltagr | V _O 1DOWN | Idown = 1mA | | 40 | 100 | mV |
| MO pin residual voltage | V _O 1MO | Imo = 1mA | | 40 | 100 | mV |
| Hold current switching frequency | Fdown | Cosc2 = 1500pF | 1.12 | 1.6 | 2.08 | Hz |
| Hold current switching frequency | Vtup2 | | 0.8 | 1 | 1.2 | V |
| threshold voltage | Vtdown2 | | 0.3 | 0.5 | 0.7 | V |
| VREG1 output voltage | Vreg1 | | 4.7 | 5 | 5.3 | V |
| VREG2 output voltage | Vreg2 | VM | 18 | 19 | 20 | V |
| Output on-resistance | Ronu | I _O = 1.8A, high-side ON resistance | | 0.35 | 0.455 | Ω |
| | Rond | I _O = 1.8A, low-side ON resistance | | 0.3 | 0.39 | Ω |
| Output leakage current | l _O leak | V _M = 36V | | | 50 | μA |
| Diode forward voltage | VD | I _D = -1.8A | | 1 | 1.4 | V |
| Current setting reference voltage | VRF | VREF = 1.5V, Current ratio 100% | 0.285 | 0.3 | 0.315 | V |

Package Dimensions


unit : mm (typ) 3333



Pin Assignment




Downloaded from Arrow.com.




Substrate Specifications (Substrate recommended for operation of LV8729V)

| Size | : 90mm × 90mm × 1.6mm (two-layer substrate [2S0P]) |
|-----------------------|--|
| Material | : Glass epoxy |
| Copper wiring density | : L1 = 85% / L2 = 90% |



L1 : Copper wiring pattern diagram



L2 : Copper wiring pattern diagram

Cautions


1) The data for the case with the Exposed Die-Pad substrate mounted shows the values when 90% or more of the Exposed Die-Pad is wet.

2) For the set design, employ the derating design with sufficient margin.

Stresses to be derated include the voltage, current, junction temperature, power loss, and mechanical stresses such as vibration, impact, and tension.

- Accordingly, the design must ensure these stresses to be as low or small as possible.
- The guideline for ordinary derating is shown below :
- (1)Maximum value 80% or less for the voltage rating
- (2)Maximum value 80% or less for the current rating
- (3)Maximum value 80% or less for the temperature rating

3) After the set design, be sure to verify the design with the actual product. Confirm the solder joint state and verify also the reliability of solder joint for the Exposed Die-Pad, etc. Any void or deterioration, if observed in the solder joint of these parts, causes deteriorated thermal conduction, possibly resulting in thermal destruction of IC. **Block Diagram**



| Pin Fu | unctions | | |
|--|--|--|--|
| Pin No. | Pin Name | Pin Functtion | Equivalent Circuit |
| 7 8 9 10 11 13 14 | MD1 MD2 OE RST FR STP | Excitation mode switching pin Excitation mode switching pin Excitation mode switching pin Output enable signal input pin Reset signal input pin Forward / Reverse signal input pin Step clock pulse signal input pin | VREG1 O |
| 6 | ST | Chip enable pin. | VREG1 0 |
| 23, 24 25 28, 29 30, 31 32, 33 34, 35 36, 37 38, 39 42 43, 44 | OUT2B PGND2 V _M 2 RF2 OUT2A OUT1B RF1 V _M 1 PGND1 OUT1A | Channel 2 OUTB output pin. Channel 2 Power system ground Channel 2 motor power supply connection pin. Channel 2 current-sense resistor connection pin. Channel 2 OUTA output pin. Channel 1 OUTB output pin. Channel 1 current-sense resistor connection pin. Channel 1 motor power supply pin. Channel 1 Power system ground Channel 1 OUTA output pin. | $\begin{array}{c} 3839 \\ \hline & 2329 \\ \hline & & & & & & \\ \hline & & & & & & \\ \hline & & & &$ |
| 21 | VREF | Constant-current control reference voltage input pin. | VREG1 0 |

Continued on next page.

| | from preceding p | | |
|----------------|-------------------|---|--------------------|
| Pin No. | Pin Name | Pin Functtion | Equivalent Circuit |
| 3 | VREG2 | Internal regulator capacitor connection pin. | |
| 5 | VREG1 | Internal regulator capacitor connection pin. | |
| 18 19 20 | EMO DOWN MO | Over-current detection alarm output pin. Holding current output pin. Position detecting monitor pin. | VREG1 0 |
| 15 16 | OSC1 OSC2 | Copping frequency setting capacitor connection pin. Holding current detection time setting capacitor connection pin. | VREG5 O |

Reference describing operation

(1) Stand-by function

When ST pin is at low levels, the IC enters stand-by mode, all logic is reset and output is turned OFF. When ST pin is at high levels, the stand-by mode is released.

(2) STEP pin function

| In | put | Operating mode |
|------|-----|--------------------------|
| ST | STP | |
| Low | * | Standby mode |
| High | | Excitation step proceeds |
| High | | Excitation step is kept |

(3) Excitation setting method

Set the excitation setting as shown in the following table by setting MD1 pin, MD2 pin and MD3 pin.

| | Input | | Mode | Initial p | position |
|------|---------|------|--------------|-------------|-------------|
| MD3 | MD2 MD1 | | (Excitation) | 1ch current | 2ch current |
| Low | Low | Low | 2 phase | 100% | -100% |
| Low | Low | High | 1-2 phase | 100% | 0% |
| Low | High | Low | W1-2 phase | 100% | 0% |
| Low | High | High | 2W1-2 phase | 100% | 0% |
| High | Low | Low | 4W1-2 phase | 100% | 0% |
| High | Low | High | 8W1-2 phase | 100% | 0% |
| High | High | Low | 16W1-2 phase | 100% | 0% |
| High | High | High | 32W1-2 phase | 100% | 0% |

The initial position is also the default state at start-up and excitation position at counter-reset in each excitation mode.

(4) Output current setting

Output current is set shown below by the VREF pin (applied voltage) and a resistance value between RF1(2) pin and GND.

 $I_{OUT} = (VREF / 5) / RF1 (2)$ resistance


* The setting value above is a 100% output current in each excitation mode.

(Example) When VREF = 1.1V and RF1 (2) resistance is 0.22Ω , the setting is shown below.

 $I_{OUT} = (1.1V / 5) / 0.22\Omega = 1.0A$


(5) Output enable function

When the OE pin is set Low, the output is forced OFF and goes to high impedance. However, the internal logic circuits are operating, so the excitation position proceeds when the STP is input. Therefore, when OE pin is returned to High, the output level conforms to the excitation position proceeded by the STP input.




(6) Reset function

When the RST pin is set Low, the output goes to initial mode and excitation position is fixed in the initial position for STP pin and FR pin input. MO pin outputs at low levels at the initial position. (Open drain connection)



(7) Forward / reverse switching function

| FR | Operating mode |
|------|-------------------------|
| Low | Clockwise (CW) |
| High | Counter-clockwise (CCW) |



The internal D/A converter proceeds by a bit on the rising edge of the step signal input to the STP pin. In addition, CW and CCW mode are switched by FR pin setting.

In CW mode, the channel 2 current phase is delayed by 90° relative to the channel 1 current.

In CCW mode, the channel 2 current phase is advanced by 90° relative to the channel 1 current.

(8) EMO, DOWN, MO output pin

The output pin is open -drain connection. When it becomes prescribed, it turns on, and each pin outputs the Low level.


| Pin state | EMO | DOWN | МО |
|-----------|------------------------------|-----------------------|----------------------|
| Low | At detection of over-current | Holding current state | Initial position |
| OFF | Normal state | Normal state | Non initial position |

(9) Chopping frequency setting function

Chopping frequency is set as shown below by a capacitor between OSC1 pin and GND. $Fcp = 1 / (Cosc1 / 10 \times 10^{-6}) (Hz)$

(Example) When Cosc1 = 200pF, the chopping frequency is shown below. Fcp = $1 / (200 \times 10^{-12} / 10 \times 10^{-6}) = 50$ (kHz)

(10) Output current vector locus (one step is normalized to 90 degrees)



Current setting ratio in each excitation mode

| | 32W1-2 | phase(%) | | phase(%) | 8W1-2 p | hase(%) | 4W1-2 p | ohase(%) | 2W1-2 p | hase (%) | W1-2 pł | nase (%) | 1-2 pha | ase (%) | 2 phas | se (%) |
|------|--------|----------|-----|----------|---------|---------|---------|----------|---------|----------|---------|----------|---------|---------|--------|--------|
| STEP | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch |
| θ0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | | |
| θ1 | 100 | 1 | | | | | | | | | | | | | | |
| θ2 | 100 | 2 | 100 | 2 | | | | | | | | | | | | |
| θ3 | 100 | 4 | | | | | | | | | | | | | | |
| θ4 | 100 | 5 | 100 | 5 | 100 | 5 | | | | | | | | | | |
| θ5 | 100 | 6 | | | | | | | | | | | | | | |
| θ6 | 100 | 7 | 100 | 7 | | | | | | | | | | | | |
| θ7 | 100 | 9 | | | | | | | | | | | | | | |
| θ8 | 100 | 10 | 100 | 10 | 100 | 10 | 100 | 10 | | | | | | | | |
| θ9 | 99 | 11 | | | | | | | | | | | | | | |
| θ10 | 99 | 12 | 99 | 12 | | | | | | | | | | | | |
| θ11 | 99 | 13 | | | | | | | | | | | | | | |
| θ12 | 99 | 15 | 99 | 15 | 99 | 15 | | | | | | | | | | |
| θ13 | 99 | 16 | | | | | | | | | | | | | | |
| θ14 | 99 | 17 | 99 | 17 | | | | | | | | | | | | |
| θ15 | 98 | 18 | | | | | | | | | | | | | | |
| θ16 | 98 | 20 | 98 | 20 | 98 | 20 | 98 | 20 | 98 | 20 | | | | | | |
| θ17 | 98 | 21 | | | | | | | | | | | | | | |
| θ18 | 98 | 22 | 98 | 22 | | | | | | | | | | | | |
| θ19 | 97 | 23 | | | | | | | | | | | | | | |
| θ20 | 97 | 24 | 97 | 24 | 97 | 24 | | | | | | | | | | |
| θ21 | 97 | 25 | | | | | | | | | | | | | | |
| θ22 | 96 | 27 | 96 | 27 | | | | | | | | | | | | |
| θ23 | 96 | 28 | | | | | | | | | | | | | | |
| θ24 | 96 | 29 | 96 | 29 | 96 | 29 | 96 | 29 | | | | | | | | |
| θ25 | 95 | 30 | | | | | | | | | | | | | | |

Continued on next page.


| 1ch 2ch 1ch <td>phase (%)</td> | phase (%) |
|--|-----------|
| 027 95 33 - <td>ch 2ch</td> | ch 2ch |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | |
| e_{20} 94 35 \sim </td <td></td> | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| 131 93 37 238 92 38 90 43 90 43 90 43 90 43 90 43 90 43 90 43 90 43 90 43 90 43 90 43 90 43 90 43 84 7 88 47 88 47 88 47 88 47 88 47 88 47 < | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| 047 84 55 | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | _ |
| 050 82 58 82 58 1 </td <td></td> | |
| 051 81 59 | |
| 053 80 61 | |
| 054 79 62 79 62 1 </td <td></td> | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | |
| 056 77 63 77 67 74 67 74 67 74 67 74 67 74 67 70 <t< td=""><td></td></t<> | |
| 057 77 64 | |
| 058 76 65 76 65 76 65 76 65 76 66 76 77 | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | |
| 060 74 67 71 | |
| 061 73 68 <td></td> | |
| 062 72 69 72 69 72 69 72 70 70 70 70 70 70 70 70 70 70 70 70 70 70 71 | |
| 064 71 | |
| 065 70 72 <th<< td=""><td></td></th<<> | |
| 066 69 72 69 72 1 <th1< th=""> 1 <th1< td="" th<=""><td>00 100</td></th1<></th1<> | 00 100 |
| 067 68 73 | |
| 068 67 74 67 74 67 74 | |
| | _ |
| | - |
| 070 65 76 65 76 | |
| 071 64 77 | |
| θ72 63 77 63 77 63 77 | |
| 073 62 78 | |
| 074 62 79 62 79 075 (1 80 1 <td< td=""><td></td></td<> | |
| 075 61 80 | |
| 077 59 81 0 80 80 80 1 <th1< th=""> 1<!--</td--><td></td></th1<> | |
| 077 55 81 91 078 58 82 58 82 | |
| 070 50 02 00 02 079 57 82 | |
| 080 56 83 56 83 56 83 56 83 | |
| 081 55 84 | |
| 082 53 84 53 84 | |
| | |
| 084 51 86 51 86 6 085 50 86 6 <td< td=""><td></td></td<> | |
| 085 50 86 | |
| 080 47 87 47 87 67 67 67 67 67 67 67 67 67 67 67 67 67 | |
| 087 48 08 47 88 47 48 47 | |
| 089 46 89 | |
| 090 45 89 45 89 | |

Continued on next page.


Downloaded from Arrow.com.


| | 1 | eceding pa | | 0.1 | 011/1 | | 411.71 | | 011/1 | | | (0.() | 1.0.1 | (0.() | 0.1 | (0.() |
|--------------|--------------|----------------|--------------|----------------|--------------|---------|--------------|----------------|--------------|----------------|---------------|-----------------|---------------|----------------|--------------|---------------|
| STEP | 32W1- 1ch | 2 phase 2ch | 16W1- 1ch | 2 phase 2ch | 8W1-2 1ch | 2 phase | 4W1-2 1ch | 2 phase 2ch | 2W1-2 1ch | 2 phase 2ch | W1-2 p 1ch | hase (%) 2ch | 1-2 ph 1ch | ase (%) 2ch | 2 pha 1ch | se (%) 2ch |
| θ91 | 44 | 2cn 90 | ICN | Zen | 1 cn | 2ch | Ich | Zen | Ich | Zen | Ich | Zch | Ich | Zen | Ich | Zch |
| θ92 | 44 | 90 90 | 43 | 90 | 43 | 90 | | | | | | | | | | |
| θ92 θ93 | 43 | 90 91 | 43 | 90 | 43 | 90 | | | | | | | | | | |
| θ93 θ94 | 42 | 91 91 | 41 | 91 | | | | | | | | | | | | |
| θ95 | 39 | 91 | 41 | 91 | | | | | | | | | | | | |
| θ95 θ96 | 39 | 92 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | | | | |
| θ97 | 37 | 92 | 30 | 92 | 38 | 92 | 30 | 92 | 30 | 92 | 30 | 92 | | | | |
| θ98 | 36 | 93 | 36 | 93 | | | | | | | | | | | | |
| θ98 θ99 | 35 | 93 94 | 30 | 93 | | | | | | | | | | | | |
| | 33 | 94 94 | 34 | 94 | 34 | 94 | | | | | | | | | | |
| θ100 θ101 | 34 | 94 95 | 54 | 94 | 34 | 94 | | | | | | | | | | |
| θ101 θ102 | 33 | 95 95 | 31 | 95 | | | | | | | <u> </u> | | | | | |
| θ102 θ103 | 30 | 95 | 51 | 95 | | | | | | | | | | | | |
| θ103 θ104 | 29 | 95 96 | 29 | 96 | 29 | 96 | 29 | 06 | | | | | | | | |
| θ104 θ105 | 29 | 96 | 29 | 90 | 29 | 90 | 29 | 96 | | | | | | | | |
| θ105 θ106 | 28 | 96 | 27 | 96 | | | | | | | | | | | | |
| θ106 θ107 | 27 | 96 97 | 21 | 96 | | | | | | | | | | | | |
| θ107 | 23 | 97 | 24 | 97 | 24 | 97 | | | | | | | | | | |
| θ108 θ109 | 24 | 97 97 | 24 | 97 | 24 | 97 | | | | | | | | | | |
| θ109 θ110 | 23 | 97 | 22 | 98 | | | | | | | | | | | | |
| θ110 | 22 | 98 98 | 22 | 98 | | | | | | | | | | | | |
| θ112 | 20 | 98 98 | 20 | 98 | 20 | 98 | 20 | 98 | 20 | 98 | | | | | | |
| θ112 | 18 | 98 98 | 20 | 98 | 20 | 98 | 20 | 98 | 20 | 98 | | | | | | |
| θ114 | 17 | 99 99 | 17 | 99 | | | | | | | | | | | | |
| θ115 | 16 | 99 99 | 17 | 77 | | | | | | | | | | | | |
| θ115 θ116 | 15 | 99 99 | 15 | 99 | 15 | 99 | | | | | ł | | | | | |
| θ110 | 13 | 99 99 | 13 | 27 | 15 | 27 | | | | | | | | | | |
| θ118 | 13 | 99 99 | 12 | 99 | | | | | | | ł | | | | | |
| θ119 | 11 | 99 99 | 12 | 22 | | | | | | | 1 | | | | | |
| θ120 | 10 | 100 | 10 | 100 | 10 | 100 | 10 | 100 | | | <u> </u> | | | | | |
| θ120 | 9 | 100 | 10 | 100 | 10 | 100 | 10 | 100 | | | 1 | | | | | |
| θ122 | 7 | 100 | 7 | 100 | | | | | | | <u> </u> | | | | | |
| θ123 | 6 | 100 | / | 100 | | | | | | | 1 | | | | | |
| θ123 | 5 | 100 | 5 | 100 | 5 | 100 | | | | | ł – – | | | | | |
| θ124 θ125 | 4 | 100 | 5 | 100 | 5 | 100 | | | | | <u> </u> | | | | | |
| θ126 | 2 | 100 | 2 | 100 | | | | | | | <u> </u> | | | | | |
| θ120 | 1 | 100 | 4 | 100 | | | | | | | | | | | | |
| θ127 θ128 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | | <u> </u> |

(11) Current wave example in each excitation mode (2 phase, 1-2 phase, 4W1-2 phase, 32W1-2 phase) 2-phase excitation (CW mode)




1-2 phase excitation (CW mode)










(12) Current control operation

(Sine-wave increasing direction)



Each of current modes operates with the follow sequence.

 \cdot The IC enters CHARGE mode at a rising edge of the chopping oscillation. (A period of CHARGE mode (Blanking Time) is forcibly present in approximately 1µs, regardless of the current value of the coil current (ICOIL) and set current (IREF)).

· In a period of Blanking Time, the coil current (ICOIL) and the setting current (IREF) are compared.

If an ICOIL < IREF state exists during the charge period:

The IC operates in CHARGE mode until ICOIL \geq IREF. After that, it switches to SLOW DECAY mode and then switches to FAST DECAY mode in the last approximately 1µs of the period.

If no ICOIL < IREF state exists during the charge period:

The IC switches to FAST DECAY mode and the coil current is attenuated with the FAST DECAY operation until the end of a chopping period.

The above operation is repeated. Normally, in the sine wave increasing direction the IC operates in SLOW (+ FAST) DECAY mode, and in the sine wave decreasing direction the IC operates in FAST DECAY mode until the current is attenuated and reaches the set value and the IC operates in SLOW (+ FAST) DECAY mode.

(13) Output short-circuit protection circuit

Built-in output short-circuit protection circuit makes output to enter in stand-by mode. This function prevents the IC from damaging when the output shorts circuit by a voltage short or a ground short, etc. When output short state is detected, short-circuit detection circuit state the operating and output is once turned OFF. Subsequently, the output is turned ON again after the timer latch period (typ. 256μ s). If the output remains in the short-circuit state, turn OFF the output, fix the output to the wait mode, and turn ON the EMO output.

When output is fixed in stand-by mode by output short protection circuit, output is released the latch by setting ST ="L".

(14) Open-drain pin for switching holding current

The output pin is an open-drain connection.


This pin is turned ON when no rising edge of STP between the input signals while a period determined by a capacitor between OSC2 and GND, and outputs at low levels.

The open-drain output in once turned ON, is turned OFF at the next rising edge of STP.

Holding current switching time (Tdown) is set as shown below by a capacitor between OSC2 pin and GND. Tdown = $\cos 2 \times 0.4 \times 10^9$ (s)

(Example) When Cosc2 = 1500pF, the holding current switching time is shown below. Tdown = 1500pF x 0.4 x 109 = 0.6 (s)

Application Circuit Example



The above sample application circuit is set to the following conditions:


- \cdot Output enable function fixed to the output state (OE = "H")
- \cdot Reset function fixed to the output state (RST = "H")
- · Chopping frequency : 50 kHz (Cosc1 = 200 pF)

The set current value is as follows :

 $I_{OUT} = ($ Current setting reference voltage / 5 $) / 0.22\Omega$


Measurement circuit diagram

Stand-by mode current drain : I_M stn Current drain : I_M



Turn OFF SW when measuring $I_M \mbox{stn.}$ Turn ON SW when measuring I_M

Logic pin input current : I_{INL} , I_{INH}




Set $V_{IN} = 0.8V$ when measuring I_{INL} .

Set $V_{IN} = 5V$ when measuring I_{INH}

This measurement is related to the ST pin. Take the same procedure for measurement of other pins.


Logic input high-level voltage : $V_{IN}H$ (ST, OE) Logic input low-level voltage : $V_{IN}L$ (ST, OE)



To measure the ST pin, set SW1 to the "a" side and SW2 to the "b" side. To measure the OE pin, set SW1 to the "b" side and SW2 to the "a" side.

- VINH : When VIN is raised gradually from 0V, the V_{OUT}1A voltage changes from "L" to "H". The V_{IN} voltage at which the voltage changes from "L" to "H" is the V_{IN}H voltage.
- V_{IN}L : When V_{IN} is raised gradually from 3V, the V_{OUT}1A voltage changes from "H" to "L". The V_{IN} voltage at which the voltage changes from "H" to "L" is the V_{IN}L voltage.


 $\label{eq:logic input high-level voltage : V_{IN}H (MD1, MD2, MD3) \\ \mbox{Logic input high-level voltage : V_{IN}L (MD1, MD2, MD3) }$




- VINH : When VIN is raised gradually from 0V, the V_{OUT}2B voltage changes from "H" to "L". The V_{IN} voltage at which the voltage changes from "H" to "L" is the V_{IN}H voltage.
- V_{IN}L : When V_{IN} is raised gradually from 3V, the V_{OUT}2B voltage changes from "L" to "H". The V_{IN} voltage at which the voltage changes from "L" to "H" is the V_{IN}L voltage.

This measurement is related to the MD1 pin. Take the same procedure for measurement of MD2 and MD3 pins.


REG1 output voltage : Vreg1 REG2 output voltage : Vreg2 VREF pin input voltage : Iref



Copping frequency : Fch MO pin residual voltage : V_OlMO



Output on-resistance : Ronu,Rond




When measuring OUT1A upper and OUT2B upper FETs, set SW1 to 4 to the "a" side.

When measuring OUT1A lower and OUT2B lower FETs, set SW1 to 4 to the "b" side.

This measurment is related to OUT1A and OUT2B. To measure OUT2A and OUT1B, enter two rectangular waves to the STP pin and carry out the procedure for measurement.

Current setting reference voltage : VRF



Raise the RF1 (2) pin voltage from 0V. The RF1 (2) voltage at which tje OUT voltage changes from "H" to "L" is VRF.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized usplication, Buyer shall indemnify and hold SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.