

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V^+ to V^-)	15V
Input Voltage	
Analog Inputs/Outputs	$(V^- - 0.3V)$ to $(V^+ + 0.3V)$
Digital Inputs	$-0.3V$ to $15V$
Digital Outputs	$-0.3V$ to $(V^+ + 0.3V)$
Power Dissipation	500mW
Operating Temperature Range	
LTC1391C	0°C to 70°C
LTC1391I	-40°C to 85°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION

TOP VIEW GN PACKAGE 16-LEAD PLASTIC SSOP N PACKAGE 16-LEAD PDIP S PACKAGE 16-LEAD PLASTIC SO $T_{JMAX} = 125^\circ\text{C}$, $\theta_{JA} = 110^\circ\text{C/W}$ (GN) $T_{JMAX} = 125^\circ\text{C}$, $\theta_{JA} = 70^\circ\text{C/W}$ (N) $T_{JMAX} = 125^\circ\text{C}$, $\theta_{JA} = 100^\circ\text{C/W}$ (S)		ORDER PART NUMBER
		LTC1391CGN LTC1391CN LTC1391CS LTC1391IGN LTC1391IN LTC1391IS
		GN PART MARKING
		1391 1391I

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V^+ = 5V$, $V^- = -5V$, $GND = 0V$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Switch							
V _{ANALOG}	Analog Signal Range	(Note 2)		●	−5	5	V
R _{ON}	On-Resistance	V _S = ±3.5V, I _D = 1mA	T _{MIN} = 0°C (LTC1391C) T _{MIN} = −40°C (LTC1391I)			75	Ω
			25°C		45	75	Ω
			T _{MAX} = 70°C (LTC1391C) T _{MAX} = 85°C (LTC1391I)			120	Ω
	ΔR _{ON} vs V _S				20		%
	ΔR _{ON} vs Temperature				0.5		%/°C
I _{S(OFF)}	Off Input Leakage	V _S = 4V, V _D = −4V, V _S = −4V, V _D = 4V Channel Off	●		±0.05	±5 ±20	nA nA
I _{D(OFF)}	Off Output Leakage	V _S = 4V, V _D = −4V, V _S = −4V, V _D = 4V Channel Off	●		±0.05	±5 ±20	nA nA
I _{D(ON)}	On Channel Leakage	V _S = V _D = ±4V Channel On	●		±0.05	±5 ±20	nA nA
Digital							
V _{INH}	High Level Input Voltage	V ⁺ = 5.25V		●	2.4		V
V _{INL}	Low Level Input Voltage	V ⁺ = 4.75V		●		0.8	V
I _{INL} , I _{INH}	Input Current	V _{IN} = 5V, 0V		●		±5	μA
V _{OH}	High Level Output Voltage	V ⁺ = 4.75V, I _O = −10μA			4.74		V
		V ⁺ = 4.75V, I _O = −360μA	●	2.4	4.50	V	
V _{OL}	Low Level Output Voltage	V ⁺ = 4.75V, I _O = 1.6mA		●	0.5	0.8	V

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V^+ = 5\text{V}$, $V^- = -5\text{V}$, $\text{GND} = 0\text{V}$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Dynamic						
f_{CLK}	Clock Frequency	(Note 2)			5	MHz
t_{ON}	Enable Turn-On Time	$V_S = 2.5\text{V}$, $R_L = 1\text{k}$, $C_L = 35\text{pF}$		260	400	ns
t_{OFF}	Enable Turn-Off Time	$V_S = 2.5\text{V}$, $R_L = 1\text{k}$, $C_L = 35\text{pF}$		100	200	ns
t_{OPEN}	Break-Before-Make Interval		35	155		ns
OIRR	Off Isolation	$V_S = 2V_{P-P}$, $R_L = 1\text{k}$, $f = 100\text{kHz}$		70		dB
Q_{INJ}	Charge Injection	$R_S = 0$, $C_L = 1000\text{pF}$, $V_S = 1\text{V}$ (Note 2)		± 2	± 10	pC
$C_{S(\text{OFF})}$	Input Off Capacitance			5		pF
$C_{D(\text{OFF})}$	Output Off Capacitance			10		pF
Supply						
I^+	Positive Supply Current	All Logic Inputs Tied Together, $V_{\text{IN}} = 0\text{V}$ or 5V	●	15	40	μA
I^-	Negative Supply Current	All Logic Inputs Tied Together, $V_{\text{IN}} = 0\text{V}$ or 5V	●	-15	-40	μA

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V^+ = 2.7\text{V}$, $V^- = \text{GND} = 0\text{V}$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Switch							
V _{ANALOG}	Analog Signal Range	(Note 2)		●	0	2.7	V
R _{ON}	On-Resistance	V _S = 1.2V, I _O = 1mA	T _{MIN} = 0°C (LTC1391C) T _{MIN} = −40°C (LTC1391I)			300	Ω
			25°C		250	300	Ω
			T _{MAX} = 70°C (LTC1391C) T _{MAX} = 85°C (LTC1391I)			350	Ω
	ΔR _{ON} vs V _S				20		%
	ΔR _{ON} vs Temperature				0.5		%/°C
I _{S(OFF)}	Off Input Leakage	V _S = 2.5V, V _D = 0.5V; V _S = 0.5V, V _D = 2.5V (Note 3) Channel Off		●	±0.05	±5 ±20	nA nA
I _{D(OFF)}	Off Output Leakage	V _S = 2.5V, V _D = 0.5V; V _S = 0.5V, V _D = 2.5V (Note 3) Channel Off		●	±0.05	±5 ±20	nA nA
I _{D(ON)}	On Channel Leakage	V _S = V _D = 0.5V, 2.5V (Note 3) Channel On		●	±0.05	±5 ±20	nA nA
Digital							
V _{INH}	High Level Input Voltage	V ⁺ = 3.0V		●	2.0		V
V _{INL}	Low Level Input Voltage	V ⁺ = 2.4V		●		0.8	V
I _{INL} , I _{INH}	Input Current	V _{IN} = 2.7V, 0V		●		±5	μA
V _{OH}	High Level Output Voltage	V ⁺ = 2.7V, I _O = −20μA V ⁺ = 2.7V, I _O = −400μA			2.68		V
			●	2.0	2.30	V	
V _{OL}	Low Level Output Voltage	V ⁺ = 2.7V, I _O = 20μA V ⁺ = 2.7V, I _O = 400μA			0.01		V
			●		0.20	0.8	V

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}\text{C}$. $V^+ = 2.7\text{V}$, $V^- = \text{GND} = 0\text{V}$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Dynamic						
f_{CLK}	Clock Frequency	(Note 2)			5	MHz
t_{ON}	Enable Turn-On Time	$V_S = 1.5\text{V}$, $R_L = 1\text{k}$, $C_L = 35\text{pF}$ (Note 4)		490	800	ns
t_{OFF}	Enable Turn-Off Time	$V_S = 1.5\text{V}$, $R_L = 1\text{k}$, $C_L = 35\text{pF}$ (Note 4)		190	400	ns
t_{OPEN}	Break-Before-Make Interval	(Note 4)	125	290		ns
QIRR	Off Isolation	$V_S = 2V_{\text{P-P}}$, $R_L = 1\text{k}$, $f = 100\text{kHz}$		70		dB
Q_{INJ}	Charge Injection	$R_S = 0$, $C_L = 1000\text{pF}$, $V_S = 1\text{V}$ (Note 2)		± 1	± 5	pC
$C_{\text{S(OFF)}}$	Input Off Capacitance			5		pF
$C_{\text{D(OFF)}}$	Output Off Capacitance			10		pF
Supply						
I^+	Positive Supply Current	All Logic Inputs Tied Together, $V_{\text{IN}} = 0\text{V}$ or 2.7V	●	0.2	2	μA


Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Guaranteed by Design.



Note 3: Leakage current with a single 2.7V supply is guaranteed by correlation with the $\pm 5\text{V}$ leakage current specifications.

Note 4: Timing specifications with a single 2.7V supply are guaranteed by correlation with the $\pm 5\text{V}$ timing specifications.

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

S0, S1, S2, S3, S4, S5, S6, S7 (Pins 1, 2, 3, 4, 5, 6, 7, 8): Analog Multiplexer Inputs.

GND (Pin 9): Digital Ground. Connect to system ground.

CLK (Pin 10): System Clock (TTL/CMOS Compatible). The clock synchronizes the channel selection bits and the serial data transfer from D_{IN} to D_{OUT} .

$\overline{\text{CS}}$ (Pin 11): Channel Select Input (TTL/CMOS Compatible). A logic high on this input enables the LTC1391 to read in the channel selection bits and allows digital data transfer from D_{IN} to D_{OUT} . A logic low on this input puts D_{OUT} into three-state and enables the selected channel for analog signal transmission.

D_{IN} (Pin 12): Digital Input (TTL/CMOS Compatible). Input for the channel selection bits.

D_{OUT} (Pin 13): Digital Output (TTL/CMOS Compatible). Output from the internal shift register.

V^- (Pin 14): Negative Supply. For $\pm 5\text{V}$ dual supply applications, $|V^-|$ should not exceed $|V^+|$ by more than 20% for proper channel selection.

D (Pin 15): Analog Multiplexer Output.

V^+ (Pin 16): Positive Supply.

APPLICATIONS INFORMATION

Multiplexer Operation

Figure 1 shows the block diagram of the components within the LTC1391 required for MUX operation. The LTC1391 uses D_{IN} to select the active channel and the chip select input, $\overline{CS}$, to switch on the selected channel as shown in Figure 2.

When $\overline{CS}$ is high, the input data on the D_{IN} pin is latched into the 4-bit shift register on the rising clock edge. The input data consists of the “EN” bit and a string of three bits for channel selection. If “EN” bit is logic high as illustrated in the first input data sequence, it enables the selected channel. After the clocking in of the last channel selection bit B0, the $\overline{CS}$ pin must be pulled low before the next rising clock edge to ensure correct operation. Once $\overline{CS}$ is pulled low, the previously selected channel is switched off to ensure a break-before-make interval. After a delay of t_{ON} , the selected channel is switched on allowing signal transmission. The selected channel remains on until the next falling edge of $\overline{CS}$. After a delay of t_{OFF} , the LTC1391 terminates the analog signal transmission and allows the




Figure 1. Simplified Block Diagram of the MUX Operation

selection of next channel. If the “EN” bit is logic low, as illustrated in the second data sequence, it disables all channels and there will be no analog signal transmission. Table 1 shows the various bit combinations for channel selection.

Table 1. Logic Table for Channel Selection

ACTIVE CHANNEL	EN	B2	B1	B0
All Off	0	X	X	X
S0	1	0	0	0
S1	1	0	0	1
S2	1	0	1	0
S3	1	0	1	1
S4	1	1	0	0
S5	1	1	0	1
S6	1	1	1	0
S7	1	1	1	1

Digital Data Transfer Operation

The block diagram of Figure 3 shows the components within the LTC1391 required for serial data transfer. When $\overline{CS}$ is held high, data is fed into the 4-bit shift register and then shifted to D_{OUT} . Data appears at D_{OUT} after the fourth rising edge of the clock as shown in Figure 4. The last four




Figure 3. Simplified Block Diagram of the Digital Data Transfer Operation




Figure 2. Multiplexer Operation

sn1391 1391fas


0.1 μ F BYPASS CAPACITORS FROM
V⁺ TO GND FOR EACH LTC1391



sn1391 1391fas

PACKAGE DESCRIPTION

GN Package
16-Lead Plastic SSOP (Narrow .150 Inch)
 (Reference LTC DWG # 05-08-1641)




* DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

GN16 (SSOP) 1098

PACKAGE DESCRIPTION

N Package
16-Lead PDIP (Narrow .300 Inch)
(Reference LTC DWG # 05-08-1510)




*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

N16 1098

PACKAGE DESCRIPTION

S Package 16-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)



*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

S16 1098

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1285	3V 12-Bit ADC	Micropower, Auto Shutdown, SO-8 Package, SPI, QSPI + MICROWIRE™ Compatible
LTC1286	5V 12-Bit ADC	Micropower, Auto Shutdown, SO-8 Package, SPI, QSPI + MICROWIRE Compatible
LTC1380/LTC1393	SMBus-Controlled Analog Multiplexer	Low R _{ON} and Low Charge Injection
LTC1390	Serial-Controlled 8-to-1 Analog Multiplexer	Low R _{ON} , Bidirectional Serial Interface, Low Power, 16-Pin SO
LTC1401	3V, 12-Bit, 200ksps Serial ADC	15mW, Internal Reference, SO-8 Package
LTC1402	12-Bit, 2.2Msps Serial ADC	90mW with Nap and Sleep Modes, 5V or ±5V, Internal Reference
LTC1404	12-Bit, 600ksps Serial ADC	5V or ±5V, Internal Reference and Shutdown
LTC1417	14-Bit, 400ksps Serial ADC	20mW, Single 5V or ±5V Supply
LTC1451	5V 12-Bit Voltage Output DAC	Complete V _{OUT} DAC, SO-8 Package, Daisy-Chainable, Low Power
LTC1452	5V and 3V 12-Bit Voltage Output DAC	Multiplying V _{OUT} DAC, SO-8 Package, Rail-to-Rail Output, Low Power
LTC1453	3V 12-Bit Voltage Output DAC	Complete V _{OUT} DAC, SO-8 Package, Daisy-Chainable, Low Power
LT1460-2.5	Micropower, Precision Bandgap Reference	130µA Supply Current, 10ppm/°C, Available in SOT-23
LT1461-2.5	Micropower, Low Dropout Reference	50µA Supply Current, 300mV Dropout, 3ppm/°C Drift
LTC1655/LTC1655L	16-Bit, Voltage Output DAC, 5V/3V	SO-8 Package, Micropower, Serial I/O
LTC1658	14-Bit, Voltage Output DAC	Micropower, Multiplying V _{OUT} , Swings from GND to V _{REF}

sn1391 1391fas