
ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V ⁺ to V ⁻) Input Differential Voltage	
Input Current	
Output Short-Circuit Duration (Note 2)	
Operating Temperature Range (Note 3)	
Specified Temperature Range	40°C to 85°C
Junction Temperature	150°C
Storage Temperature Range	
Lead Temperature (Soldering, 10 sec)	300°C

PIN CONFIGURATION



1797fc

ORDER INFORMATION http://www.linear.com/product/LT1797#orderinfo

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT1797CS5#PBF	LT1797CS5#TRPBF	LTLM	5-Lead Plastic TSOT-23	–40°C to 85°C
LT1797IS5#PBF	LT1797IS5#TRPBF	LΠL	5-Lead Plastic TSOT-23	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V_S = 3V, 0V; V_S = 5V, 0V, V_{CM} = V_{OUT} = half supply, pulse power tested, unless otherwise specified. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage	$\begin{array}{l} 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array}$	•		1	1.5 2.5 3.0	mV mV mV
	Input Offset Voltage Drift (Note 4)		•		5	20	μV/°C
I _B	Input Bias Current	$V_{CM} = V^{-}$ $V_{CM} = V^{+}$	•	-300	-150 50	100	nA nA
	Input Bias Current Drift		•		0.1		nA/°C
I _{OS}	Input Offset Current	$V_{CM} = V^{-}$ $V_{CM} = V^{+}$	•		10 10	25 25	nA nA
	Input Noise Voltage	0.1Hz to 10Hz			1.5		μV _{P-P}
e _n	Input Noise Voltage Density	f = 10kHz			20		nV/√Hz
i _n	Input Noise Current Density	f = 10kHz f = 10kHz, V _{CM} = V _{CC} - 0.3V			0.23 0.15		pA/√Hz pA/√Hz
R _{IN}	Input Resistance	Differential Common Mode, V _{CM} = 0V to V _S – 1.3V		200	330 100		kΩ MΩ
CIN	Input Capacitance				4		pF
CMRR	Common Mode Rejection Ratio		•	82 64 60	96 72 68		dB dB dB

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25$ °C. $V_S = 3V$, 0V; $V_S = 5V$, 0V, $V_{CM} = V_{OUT} =$ half supply, pulse power tested, unless otherwise specified. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
	Input Voltage Range			0		VS	V
A _{VOL}	Large-Signal Voltage Gain	$V_{\rm S}$ = 3V, $V_{\rm 0}$ = 0.5V to 2.5V, $R_{\rm L}$ = 10k	•	200 150	1000		V/mV V/mV
		$V_{\rm S}$ = 5V, $V_{\rm 0}$ = 0.5V to 4.5V, $R_{\rm L}$ = 10k	•	400 300	1000		V/mV V/mV
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = 2.7V to 12V, $V_{\rm CM}$ = $V_{\rm O}$ = 1V	•	80	90		dB
	Minimum Supply Voltage		•		2.5	2.7	V
V _{OL}	Output Voltage Swing LOW	No Load, Input Overdrive = 30mV I _{SINK} = 5mA I _{SINK} = 10mA	•••		8 80 150	30 160 250	mV mV mV
V _{OH}	Output Voltage Swing HIGH	No Load, Input Overdrive = $30mV$ $I_{SOURCE} = 5mA$ $I_{SOURCE} = 10mA, V_S = 5V$ $I_{SOURCE} = 10mA, V_S = 3V$	• • •	$V_{\rm S} - 0.30$ $V_{\rm S} - 0.39$	$\begin{array}{c} V_{S} - 0.05 \\ V_{S} - 0.2 \\ V_{S} - 0.3 \\ V_{S} - 0.3 \end{array}$		V V V V
I _{SC}	Short-Circuit Current	$V_{S} = 5V$ $V_{S} = 3V$		25 15	45 25		mA mA
I _S	Supply Current		•		1.1	1.5 2.0	mA mA
GBW	Gain Bandwidth Product (Note 5)	$ f = 100 kHz 0°C \le T_A \le 70°C -40°C \le T_A \le 85°C $	•	6.0 5.0 4.5	10		MHz MHz MHz
SR	Slew Rate (Note 5)	$\begin{array}{l} A_V = -1 \\ 0^\circ C \leq T_A \leq 70^\circ C \\ -40^\circ C \leq T_A \leq 85^\circ C \end{array}$	•	1.3 1.1 1.0	2.25		V/µs V/µs V/µs
t _r	Output Rise Time	10% to 90%, 0.1V Step, R _L = 10k			55		ns
t _f	Output Fall Time	10% to 90%, 0.1V Step, R _L = 10k			55		ns
t _S	Settling Time	$V_{\rm S} = 5V, \Delta V_{\rm OUT} = 2V$ to 0.1%, $A_{\rm V} = -1$			1.6		μs
THD	Distortion	$V_{S} = 3V, V_{OUT} = 1.8V_{P-P}, A_{V} = 1, R_{L} = 10k, f = 1kHz$			0.001		%
FPBW	Full-Power Bandwidth (Note 6)	$V_{OUT} = 2V_{P-P}$			360		kHz

The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_S = \pm 5V$, $V_{CM} = 0V$, $V_{OUT} = 0V$, pulse power tested unless otherwise specified. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{0S}	Input Offset Voltage	$0^{\circ}C \le T_A \le 70^{\circ}C$ -40^{\circ}C \le T_A \le 85^{\circ}C	•		1	1.5 2.5 3.0	mV mV mV
	Input Offset Voltage Drift (Note 4)		•		5	20	μV/°C
I _B	Input Bias Current	$V_{CM} = V^{-}$ $V_{CM} = V^{+}$	•	-300	-150 50	100	nA nA
	Input Bias Current Drift		•		0.1		nA/°C
I _{OS}	Input Offset Current	$V_{CM} = V^{-}$ $V_{CM} = V^{+}$	•		10 10	25 25	nA nA
	Input Noise Voltage	0.1Hz to 10Hz			1		μV _{P-P}
e _n	Input Noise Voltage Density	f = 10kHz			20		nV/√Hz
i _n	Input Noise Current Density	f = 10kHz f = 10kHz, V _{CM} = 4.7V			0.23 0.15		pA/√Hz pA/√Hz

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C.V_S = ±5V, V_{CM} = 0V, V_{OUT} = 0V, pulse power tested unless otherwise specified. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
R _{IN}	Input Resistance	Differential Common Mode, V _{CM} = -5V to 3.7V		200	330 100		kΩ MΩ
CIN	Input Capacitance				4		pF
	Input Voltage Range		•	-5		5	V
CMRR	Common Mode Rejection Ratio	V _{CM} = -5V to 3.7V V _{CM} = -5V to 5V	•	78 66	96 76		dB dB
A _{VOL}	Large-Signal Voltage Gain	$V_0 = \pm 4V, R_L = 10k$	•	400 300	1000		V/mV V/mV
V _{OL}	Output Voltage Swing LOW	No Load, Input Overdrive = 30mV I _{SINK} = 5mA I _{SINK} = 10mA	•		-4.99 -4.92 -4.85	-4.97 -4.87 -4.79	V V V
V _{OH}	Output Voltage Swing HIGH	No Load, Input Overdrive = 30mV I _{SOURCE} = 5mA I _{SOURCE} = 10mA	•	4.84 4.70 4.61	4.95 4.80 4.70		V V V
I _{SC}	Short-Circuit Current (Note 2)	Short to GND		30	50		mA
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 1.35V$ to $\pm 6V$	•	80	90		dB
I _S	Supply Current		•		1.40	2.25 3.00	mA mA
GBW	Gain Bandwidth Product	$ f = 100 kHz 0°C \le T_A \le 70°C -40°C \le T_A \le 85°C $	•	6.5 5.5 5.0	11		MHz MHz MHz
SR	Slew Rate	A_V = -1, RL = $\infty,$ V_0 = ±4V, Measured at V_0 = ±2V 0°C \leq T_A \leq 70°C -40° C \leq T_A \leq 85°C	•	1.50 1.25 1.10	2.50		V/µs V/µs V/µs
t _r	Output Rise Time	10% to 90%, 0.1V Step, R _L = 10k			55		ns
t _f	Output Fall Time	10% to 90%, 0.1V Step, R _L = 10k			55		ns
t _S	Settling Time	$\Delta V_{OUT} = 4V$ to 0.1%, $A_V = 1$			2.6		μs
FPBW	Full-Power Bandwidth (Note 6)	$V_{OUT} = 8V_{P-P}$			100		kHz

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: A heat sink may be required to keep the junction temperature below absolute maximum.

Note 3: The LT1797C is guaranteed to meet 0°C to 70°C specifications and is designed, characterized and expected to meet the extended temperature limits, but is not tested at -40°C and 85°C. The LT1797I is guaranteed to meet specified performance from -40°C to 85°C.


Note 4: This parameter is not 100% tested.


Note 5: $V_S = 3V$ limit guaranteed by correlation to 5V tests.

Note 6: Full-power bandwidth is calculated from the slew rate: FPBW = $SR/2\pi VP$


TYPICAL PERFORMANCE CHARACTERISTICS

300





Minimum Supply Voltage



Output Saturation Voltage

vs Input Overdrive

150

140

130

120 110

100 90

80

70 60

50

40

30 20

10

0

OUTPUT SATURATION VOLTAGE (mV)

1797 G03

V_S = ±2.5V

 $I_{OUT} = 0$


OUTPUT HIGH

OUTPUT LOW


90 100

1797 G06


Output Saturation Voltage vs Load Current (Output High)




Output Short-Circuit Current vs Temperature



Output Saturation Voltage vs Load Current (Output Low)




0.1Hz to 10Hz Noise Voltage




0 10 20 30 40 50 60 70 80 INPUT OVERDRIVE (mV)


Input Noise Voltage Density vs Frequency




TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS





Total Harmonic Distortion + Noise

vs Frequency

R_L = 10k V_S = 3V, 0V V_{OUT} = 1.8V_{P-F}

A١

Av

100

 $V_{CM} = 1V$

1

0.1


0.01

0.001


0.0001

10

(%) = NOISE (%)




Total Harmonic Distortion + Noise vs Load Resistance




THD + NOISE (%)

Small-Signal Response




 $A_V = 1$ $R_L = 10k$


Undistorted Output Swing vs Frequency







Large-Signal Response



1k

FREQUENCY (Hz)

10k

100k

1797 G23

1797fc

APPLICATIONS INFORMATION

Supply Voltage

The positive supply pin of the LT1797 should be bypassed with a small capacitor (about 0.1μ F) within an inch of the pin. When driving heavy loads an additional 4.7μ F electrolytic capacitor should be used. When using split supplies the same is true for the negative supply pin.

Inputs

The LT1797 is fully functional for an input signal range from the negative supply to the positive supply. Figure 1 shows a simplified schematic of the amplifier. The input stage consists of two differential amplifiers, a PNP stage Q3/Q4 and an NPN stage Q1/Q2 that are active over different ranges of input common mode voltage. The PNP differential pair is active for input common mode voltages V_{CM} between the negative supply to approximately 1.3V below the positive supply. As V_{CM} moves closer toward the positive supply, the transistor QB1 will steer the tail current 11 to the current mirror Q5/Q6, activating the NPN differential pair and the PNP pair becomes inactive for the rest of the input common mode range up to the positive supply.

The input offset voltage and the input bias current are dependent on which input stage is active. The input offset voltage is trimmed on a single 5V supply with the common mode at 1/2 supply and is typically 1mV with the PNP stage active. The input offset of the NPN stage is untrimmed and is typically 1.5mV. The input bias current polarity depends on the input common mode voltage. When the PNP differential pair is active, the input bias currents flow out of the input pins. They flow in the opposite direction when the NPN input stage is active. The offset error due to the input bias currents can be minimized by equalizing the noninverting and inverting source impedance.

The input stage of the LT1797 incorporates phase reversal protection to prevent false outputs from occurring when the inputs are driven up to 5V beyond the rails. Protective resistors are included in the input leads so that current does not become excessive when the inputs are forced beyond the supplies or when a large differential signal is applied.

Output

The output is configured with a pair of complementary common emitter stages Q19/Q20, which enable the output to swing from rail-to-rail. The output voltage swing of the LT1797 is affected by input overdrive as shown in the Typical Performance Characteristics. When monitoring input voltages within 50mV of V⁺ or within 8mV of V⁻, some gain should be taken to keep the output from clipping. The output of the LT1797 can deliver large load currents; the short-circuit current limit is typically 50mA at ±5V. Take care to keep the junction temperature of the IC below the absolute maximum rating of 150°C. The output of the amplifier has reverse biased diodes to each supply. If the output is forced beyond either supply, unlimited current will flow through these diodes.

The LT1797 can drive capacitive loads up to 200pF on a single 5V supply in a unity gain configuration. When there is a need to drive larger capacitive loads, a resistor of a couple hundred ohms should be connected between the output and the capacitive load. The feedback should still be taken from the output so that the resistor isolates the capacitive load to ensure stability. The low input bias current of the LT1797 makes it possible to use high value feedback resistors to set the gain. However, care must be taken to insure that the pole formed by the feedback resistors and the total capacitance at the inverting input does not degrade stability.

APPLICATIONS INFORMATION

Distortion

There are two main contributors to distortion in op amps: output crossover distortion as the output transitions from sourcing to sinking current and distortion caused by nonlinear common mode rejection. If the op amp is operating in the inverting mode, there is no common mode induced distortion. If the op amp is operating in the PNP input stage (input is not within 1.3V of V⁺), the CMRR is very good, typically 96dB. When the LT1797 switches between input stages there is significant nonlinearity in the CMRR. Lower load resistance increases the output crossover distortion, but has no effect on the input stage transition distortion. For lowest distortion the LT1797 should be operated single supply, with the output always sourcing current and with the input voltage swing between ground and $(V^+ - 1.3V)$. See the Typical Performance Characteristic curves.





Figure 1. Simplified Schematic



TYPICAL APPLICATIONS



Single Supply Hi-Gain 80kHz Photodiode Amplifier

 $^{*}\text{C}_{\text{P}}$ = SUM of photodiode capacitance, parasitic layout capacitance and lt1797 input capacitance ≅10pF.

TRANSIMPEDANCE GAIN: $A_Z = 10M\Omega$.


R6, C3 LIMIT THE NOISE BANDWIDTH TO 500kHz.

OUTPUT NOISE \cong 1.8mV_{RMS}.

R1, CP AND LT1797 GBW SET UPPER LIMIT ON BANDWIDTH.

R4, C2 SET LOWER 1.6kHz LIMIT ON GAIN OF 101.


TYPICAL APPLICATIONS



Ultralow Noise, ±5V Supply, Rail-to-Rail Output Amplifier

PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LT1797#packaging for the most recent package drawings.




REVISION HISTORY (Revision history begins at Rev B)


REV	DATE	DESCRIPTION	PAGE NUMBER
В	6/10	Updated the last Feature.	1
		Updated the package description in the Pin Configuration section.	2
		Updated V _{OH} in the Electrical Characteristics section.	3
		Replaced the package drawing in the Package Description section.	12
С	7/17	Corrected Simplified Schematic	9

TYPICAL APPLICATION

1MHz Photodiode Transimpedance Amplifier



Response of Photodiode Amplifier



Rise Time vs Supply Voltage (600mV Output Step)

Supply Voltage	10% to 90% Rise Time
±1.5V	830ns
±2.5V	800ns
±5V	700ns

RELATED PARTS				
PART NUMBER	DESCRIPTION	COMMENTS		
LT1630/LT1631	Dual/Quad 30MHz, 10V/µs Rail-to-Rail Input and Output Op Amps	High DC Accuracy, 525µV V _{OS(MAX)} , 70mA Output Current, Max Supply Current 4.4mA per Amp		
LT1638/LT1639	Dual/Quad 1.2MHz, 0.4V/µs, Over-The-Top™ Micropower Rail-to-Rail Input and Output Op Amps	170µA Supply Current, Single Supply Input Range –0.4V to 44V, Rail-to-Rail Input and Output		
LT1783	Micropower Over-The-Top SOT-23 Rail-to-Rail Input and Output Op Amp	SOT-23 Package, Micropower 220µA per Amplifier, Rail-to-Rail Input and Output, 1.2MHz Gain Bandwidth		
LT1880	SOT-23 Rail-to-Rail Output, Picoamp Input Current Precision Op Amp	150μV Maximum Offset Voltage, 900pA Maximum Bias Current, 1.1MHz Gain Bandwidth, –40°C to 85°C Temperature Range		



