
# LT1055/LT1056

## ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	±20V
Differential Input Voltage	±40V
Input Voltage	±20V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	
LT1055AM/LT1055M/LT1056AM/	
LT1056M (OBSOLETE)	–55°C to 125°C

LT1055AC/LT1055C/LT1056AC/	
LT1056C	0°C to 70°C
Storage Temperature Range	
All Devices	.–65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

# PIN CONFIGURATION







ΙΤ

# **ORDER INFORMATION**

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT1055CN8#PBF	LT1055CN8#TRPBF	LT1055CN8	8-Lead PDIP	0°C to 70°C
LT1056CN8#PBF	LT1056CN8#TRPBF	LT1056CN8	8-Lead PDIP	0°C to 70°C
LT1055S8#PBF	LT1055S8#TRPBF	1055	8-Lead Plastic SO	0°C to 70°C
LT1056S8#PBF	LT1056S8#TRPBF	1056	8-Lead Plastic SO	0°C to 70°C
		OBSOLETE F	PACKAGE	
LT1055ACH#PBF	LT1055ACH#TRPBF	LT1055ACH	8-Lead TO-5 Metal Can	0°C to 70°C
LT1055CH#PBF	LT1055CH#TRPBF	LT1055CH	8-Lead TO-5 Metal Can	0°C to 70°C
LT1055AMH#PBF	LT1055AMH#TRPBF	LT1055AMH	8-Lead TO-5 Metal Can	-55°C to 125°C
LT1055MH#PBF	LT1055MH#TRPBF	LT1055MH	8-Lead TO-5 Metal Can	-55°C to 125°C
LT1056ACH#PBF	LT1056ACH#TRPBF	LT1056ACH	8-Lead TO-5 Metal Can	0°C to 70°C
LT1056CH#PBF	LT1056CH#TRPBF	LT1056CH	8-Lead TO-5 Metal Can	0°C to 70°C
LT1056AMH#PBF	LT1056AMH#TRPBF	LT1056AMH	8-Lead TO-5 Metal Can	-55°C to 125°C
LT1056MH#PBF	LT1056MH#TRPBF	LT1056MH	8-Lead TO-5 Metal Can	-55°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part markings, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

### **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ . $V_S = \pm 15V$ , $V_{CM} = 0V$ unless otherwise noted.

				55AM/LT1( 55AC/LT1(		LT10	055M/LT10 55CH/LT10 5CN8/LT10	56CH	
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
V <sub>0S</sub>	Input Offset Voltage (Note 2)	LT1055 H Package LT1056 H Package LT1055 N8 Package LT1056 N8 Package		50 50	150 180		70 70 120 140	400 450 700 800	Ψ μV μV μV
l <sub>os</sub>	Input Offset Current	Fully Warmed Up		2	10		2	20	pA
I <sub>B</sub>	Input Bias Current	Fully Warmed Up V <sub>CM</sub> = 10V		±10 30	±50 130		±10 30	±50 150	pA pA
	Input Resistance:Differential Input Capacitance	Common Mode $V_{CM} = -11V \text{ to } 8V V_{CM} = 8V \text{ to } 11V$		10 <sup>12</sup> 10 <sup>12</sup> 10 <sup>11</sup> 4			10 <sup>12</sup> 10 <sup>12</sup> 10 <sup>11</sup> 4		Ω Ω Ω pF
e <sub>n</sub>	Input Noise Voltage	0.1Hz to 10Hz LT1055 LT1056		1.8 2.5			2.0 2.8		μV <sub>P-P</sub> μV <sub>P-P</sub>
	Input Noise Voltage Density	$      f_0 = 10 \text{Hz} \text{ (Note 3)} $ $      f_0 = 1 \text{kHz} \text{ (Note 4)} $		28 14	50 20		30 15	60 22	nV/√Hz nV/√Hz
In	Input Noise Current Density	f <sub>0</sub> = 10Hz, 1kHz (Note 5)		1.8	4		1.8	4	fA/√Hz
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_0 = \pm 10V \qquad \begin{array}{l} R_L = 2k \\ R_L = 1k \end{array}$	150 130	400 300		120 100	400 300		V/mV V/mV
	Input Voltage Range		±11	±12		±11	±12		V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11V$	86	100		83	98		dB
PSRR	Power Supply Rejection Ratio	$V_{S} = \pm 10V \text{ to } \pm 18V$	90	106		88	104		dB
V <sub>OUT</sub>	Output Voltage Swing	$R_L = 2k$	±12	±13.2		±12	±13.2		10556fd



### **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ . $V_S = \pm 15V$ , $V_{CM} = 0V$ unless otherwise noted.t

				LT1055AM/LT <sup>.</sup> LT1055AC/LT <sup>.</sup>			LT10	)55M/LT1( 55CH/LT1( 5CN8/LT1(	056CH	
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
SR	Slew Rate		LT1055 LT1056	10 12	13 16		7.5 9.0	12 14		V/µs V/µs
GBW	Gain Bandwidth Product	f = 1MHz	LT1055 LT1056		5.0 6.5			4.5 5.5		MHz MHz
I <sub>S</sub>	Supply Current		LT1055 LT1056		2.8 5.0	4.0 6.5		2.8 5.0	4.0 7.0	mA mA
	Offset Voltage Adjustment Range	R <sub>P0T</sub> = 100k			±5			±5		mV

#### The $\bullet$ denotes the specifications which apply over the temperature range 0°C $\leq$ T<sub>A</sub> $\leq$ 70°C. V<sub>S</sub> = ±15V, V<sub>CM</sub> = 0V unless otherwise noted.

					LT1055AC LT1056AC			55CH/LT10 5CN8/LT10		
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
V <sub>0S</sub>	Input Offset Voltage (Note 2)	LT1055 H Package LT1056 H Package LT1055 N8 Package LT1056 N8 Package	• • •		100 100	330 360		140 140 250 280	750 800 1250 1350	μV μV μV μV
	Average Temperature Coefficient of Input Offset Voltage	H Package (Note 6) N8 Package (Note 6)	•		1.2	4.0		1.6 3.0	8.0 12.0	μV/°C μV/°C
I <sub>OS</sub>	Input Offset Current	Warmed Up LT1055 T <sub>A</sub> = 70°C LT1056	•		10 14	50 70		16 18	80 100	pA pA
I <sub>B</sub>	Input Bias Current	Warmed Up         LT1055           T <sub>A</sub> = 70°C         LT1056	•		±30 ±40	±150 ±80		±40 ±50	±200 ±240	рА pA
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$	•	80	250		60	250		V/mV
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±10.5V	•	85	100		82	98		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 10$ V to $\pm 18$ V	•	89	105		87	103		dB
V <sub>OUT</sub>	Output Voltage Swing	R <sub>L</sub> = 2k		±12	±13.1		±12	±13.1		V

### The $\bullet$ denotes the specifications which apply over the temperature range $-55^{\circ}C \le T_A \le 125^{\circ}C$ . $V_S = \pm 15V$ , $V_{CM} = 0V$ , unless otherwise noted.

					LT1055AM LT1056AM			LT1055M LT1056M		
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage (Note 2)	LT10 LT10			180 180	500 550		250 250	1200 1250	μV μV
	Average Temperature Coefficient of Input Offset Voltage	(Note 6)	•		1.3	4.0		1.8	8.0	µV/°C
l <sub>os</sub>	Input Offset Current	Warmed Up LT10 T <sub>A</sub> = 125°C LT10			0.20 0.25	1.2 1.5		0.25 0.30	1.8 2.4	nA nA
I <sub>B</sub>	Input Bias Current	Warmed Up LT10 T <sub>A</sub> = 125°C LT10			±0.4 ±0.5	±2.5 ±3.0		±0.5 ±0.6	±4.0 ±5.0	nA nA
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$	•	40	120		35	120		V/mV
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±10.5V	•	85	100		82	98		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 10$ V to $\pm 17$ V	•	88	104		86	102		dB
V <sub>OUT</sub>	Output Voltage Swing	$R_L = 2k$	•	±12	±12.9		±12	±12.9		V
										10556fd



## **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ . $V_S = \pm 15V$ , $V_{CM} = 0V$ unless otherwise noted.

				LT1055CS8/LT1056CS8				
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS		
V <sub>OS</sub>	Input Offset Voltage (Note 2)			500	1500	μV		
I <sub>OS</sub>	Input Offset Current	Fully Warmed Up		5	30	рА		
I <sub>B</sub>	Input Bias Current	Fully Warmed Up V <sub>CM</sub> = 10V		±30 30	±100 150	рА рА		
	Input Resistance Differential Common Mode	V <sub>CM</sub> = -11V to 8V V <sub>CM</sub> = 8V to 11V		0.4 0.4 0.05		ΤΩ ΤΩ ΤΩ		
	Input Capacitance			4		pF		
e <sub>n</sub>	Input Noise Voltage	0.1Hz to 10Hz LT1055 LT1056		2.5 3.5		μV <sub>P-P</sub> μV <sub>P-P</sub>		
	Input Noise Voltage Density	f <sub>0</sub> = 10Hz (Note 4) f <sub>0</sub> = 1kHz (Note 4)		35 15	70 22	nV/√Hz nV/√Hz		
i <sub>n</sub>	Input Noise Current Density	f <sub>0</sub> = 10Hz, 1kHz (Note 5)		2.5	10	fA/√Hz		
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_0 = \pm 10V \qquad \qquad R_L = 2k \\ R_L = 1k$	120 100	400 300		V/mV V/mV		
	Input Voltage Range		±11	±12		V		
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±11V	83	98		dB		
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 10$ V to $\pm 18$ V	88	104		dB		
V <sub>OUT</sub>	Output Voltage Swing	R <sub>L</sub> = 2K	±12	±13.2		V		
SR	Slew Rate	LT1055 LT1056	7.5 9.0	12 14		V/µs V/µs		
GBW	Gain Bandwidth Product	f = 1MHz LT1055 LT1056		4.5 5.5		MHz MHz		
I <sub>S</sub>	Supply Current	LT1055 LT1056		2.8 5.0	4.0 7.0	mA mA		
	Offset Voltage Adjustment Range	R <sub>POT</sub> = 100k		±5		mV		

### The $\bullet$ denotes the specifications which apply over the temperature range 0°C $\leq$ T<sub>A</sub> $\leq$ 70°C. V<sub>S</sub> = ±15V, V<sub>CM</sub> = 0V unless otherwise noted.

				LT105	5CS8/LT10	56CS8	
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage (Note 2)		•		800	2200	μV
	Average Temperature Coefficient of Input Offset Voltage				4	15	μV/°C
l <sub>os</sub>	Input Offset Current	Warmed Up, T <sub>A</sub> = 70°C	•		18	150	pА
I <sub>B</sub>	Input Bias Current	Warmed Up, T <sub>A</sub> = 70°C	•		±60	±400	pА
A <sub>VOL</sub>	Large-Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$		60	250		V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 10.5 V$		82	98		dB
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 10$ V to $\pm 18$ V	•	87	103		dB
V <sub>OUT</sub>	Output Voltage Swing	$R_L = 2K$		±12	±13.1		V



# **ELECTRICAL CHARACTERISTICS**

For MIL-STD components, please refer to LTC883 data sheet for test listing and parameters.

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


**Note 2:** Offset voltage is measured under two different conditions: (a) approximately 0.5 seconds after application of power; (b) at  $T_A = 25^{\circ}C$  only, with the chip heated to approximately 38°C for the LT1055 and to 45°C for the LT1056, to account for chip temperature rise when the device is fully warmed up. **Note 3:** 10Hz noise voltage density is sample tested on every lot of A grades. Devices 100% tested at 10Hz are available on request.

Note 4: This parameter is tested on a sample basis only.

**Note 5:** Current noise is calculated from the formula:  $i_n = (2ql_B)^{1/2}$ , where  $q = 1.6 \cdot 10^{-19}$  coulomb. The noise of source resistors up to  $1G\Omega$  swamps the contribution of current noise.


**Note 6:** Offset voltage drift with temperature is practically unchanged when the offset voltage is trimmed to zero with a 100k potentiometer between the balance terminals and the wiper tied to V<sup>+</sup>. Devices tested to tighter drift specifications are available on request.


# **TYPICAL PERFORMANCE CHARACTERISTICS**







## **TYPICAL PERFORMANCE CHARACTERISTICS**









LT1056 Large-Signal Response




**Small-Signal Response** 




LT1055 Large-Signal Response







#### Slew Rate, Gain Bandwidth vs Temperature





#### Output Impedance vs Frequency



# **TYPICAL PERFORMANCE CHARACTERISTICS**









LT1055 Settling Time 10 ′2m\ OUTPUT VOLTAGE SWING FROM 0V (V) 10m\ 0.5mV 5 5mV 1mV 0 5mV 2mV -5 10m\ 0.5mV 1m\  $V_{\rm S} = \pm 15V$  $T_A = 25^{\circ}C$ -10 0 2 3 1 SETTLING TIME (µS) LT1055/56 G19


Common Mode and Power Supply Rejections vs Temperature




LT1056 Settling Time




Common Mode Range vs Temperature



Common Mode Rejection Ratio vs Frequency




Power Supply Rejection Ratio vs Frequency








## **TYPICAL PERFORMANCE CHARACTERISTICS**



# **APPLICATIONS INFORMATION**

The LT1055/LT1056 may be inserted directly into LF155A/ LT355A, LF156A/LT356A, OP-15 and OP-16 sockets. Offset nulling will be compatible with these devices with the wiper of the potentiometer tied to the positive supply.



No appreciable change in offset voltage drift with temperature will occur when the device is nulled with a potentiometer,  $R_P$ , ranging from 10k to 200k.


The LT1055/LT1056 can also be used in LF351, LF411, AD547, AD611, OPA-111, and TL081 sockets, provided that the nulling cicuitry is removed. Because of the LT1055/LT1056's low offset voltage, nulling will not be necessary in most applications.

### Achieving Picoampere/Microvolt Performance

In order to realize the picoampere-microvolt level accuracy of the LT1055/LT1056 proper care must be exercised. For

example, leakage currents in circuitry external to the op amp can significantly degrade performance. High quality insulation should be used (e.g. Teflon, Kel-F); cleaning of all insulating surfaces to remove fluxes and other residues will probably be required. Surface coating may be necessary to provide a moisture barrier in high humidity environments.

Board leakage can be minimized by encircling the input circuitry with a guard ring operated at a potential close to that of the inputs: in inverting configurations the guard ring should be tied to ground, in noninverting connections to the inverting input at pin 2. Guarding both sides of the







# **APPLICATIONS INFORMATION**

printed circuit board is required. Bulk leakage reduction depends on the guard ring width.

The LT1055/LT1056 has the lowest offset voltage of any JFET input op amp available today. However, the offset voltage and its drift with time and temperature are still not as good as on the best bipolar amplifiers because the transconductance of FETs is considerably lower than that of bipolar transistors. Conversely, this lower transconductance is the main cause of the significantly faster speed performance of FET input op amps.

Offset voltage also changes somewhat with temperature cycling. The AM grades show a typical  $20\mu V$  hysteresis ( $30\mu V$  on the M grades) when cycled over the  $-55^{\circ}$ C to 125°C temperature range. Temperature cycling from 0°C to 70°C has a negligible (less than  $10\mu V$ ) hysteresis effect.

The offset voltage and drift performance are also affected by packaging. In the plastic N8 package the molding compound is in direct contact with the chip, exerting pressure on the surface. While NPN input transistors are largely unaffected by this pressure, JFET device matching and drift are degraded. Consequently, for best DC performance, as shown in the typical performance distribution plots, the TO-5 H package is recommended.

### Noise Performance

The current noise of the LT1055/LT1056 is practically immeasurable at 1.8fA/ $\sqrt{\text{Hz}}$ . At 25°C it is negligible up to 1G of source resistance, R<sub>S</sub> (compound to the noise of R<sub>S</sub>). Even at 125°C it is negligible to 100M of R<sub>S</sub>.

The voltage noise spectrum is characterized by a low 1/f corner in the 20Hz to 30Hz range, significantly lower than on other competitive JFET input op amps. Of particular interest is the fact that with any JFET IC amplifier, the frequency location of the 1/f corner is proportional to the square root of the internal gate leakage currents and, therefore, noise doubles every 20°C. Furthermore, as illustrated in the noise versus chip temperature curves, the 0.1Hz to 10Hz peak-to-peak noise is a strong function of temperature, while wideband noise ( $f_0 = 1$ kHz) is practically unaffected by temperature.

Consequently, for optimum low frequency noise, chip temperature should be minimized. For example, operat-


ing an LT1056 at ±5V supplies or with a 20°C/W caseto-ambient heat sink reduces 0.1Hz to 10Hz noise from typically  $2.5\mu V_{P-P}$  (±15V, free-air) to  $1.5\mu V_{P-P}$ . Similiarly, the noise of an LT1055 will be  $1.8\mu V_{P-P}$  typically because of its lower power dissipation and chip temperature.

### **High Speed Operation**

Settling time is measured in the test circuit shown. This test configuration has two features which eliminate problems common to settling time measurments: (1) probe capacitance is isolated from the "false summing" node, and (2) it does not require a "flat top" input pulse since the input pulse is merely used to steer current through the diode bridges. For more details, please see Application Note 10.

As with most high speed amplifiers, care should be taken with supply decoupling, lead dress and component placement.

When the feedback around the op amp is resistive (R<sub>F</sub>), a pole will be created with R<sub>F</sub>, the source resistance and capacitance (R<sub>S</sub>, C<sub>S</sub>), and the amplifier input capacitance (C<sub>IN</sub>  $\approx$  4pF). In low closed-loop gain configurations and with R<sub>S</sub> and R<sub>F</sub> in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor (C<sub>F</sub>) in parallel with R<sub>F</sub> eliminates this problem. With R<sub>S</sub> (C<sub>S</sub> + C<sub>IN</sub>) = R<sub>F</sub>C<sub>F</sub>, the effect of the feedback pole is completely removed.




### **Phase Reversal Protection**

Most industry standard JFET input op amps (e.g., LF155/ LF156, LF351, LF411, OP15/16) exhibit phase reversal at the output when the negative common mode limit at the input is exceeded (i.e., from -12V to -15V with  $\pm 15V$  supplies). This can cause lock-up in servo systems. As shown below, the LT1055/LT1056 does not have this problem due to unique phase reversal protection circuitry (Q1 on simplified schematic).







### **APPLICATIONS INFORMATION**




#### Voltage Follower with Input Exceeding the Negative Common Mode Range




Input




Output (LF155/LF56, LF441, OP-15/OP-16)








### TYPICAL APPLICATIONS <sup>†</sup>



Exponential Voltage-to-Frequency Converter for Music Synthesizers

<sup>†</sup>For ten additional applications utilizing the LT1055 and LT1056, please see the LTC1043 data sheet and Application Note 3.


12-Bit Charge Balance A/D Converter







### TYPICAL APPLICATIONS

Fast "No Trims" 12-Bit Multiplying CMOS DAC Amplifier






Temperature-to-Frequency Converter






### **TYPICAL APPLICATIONS**






#### 12-Bit Voltage Output D/A Converter





### SIMPLIFIED SCHEMATIC




LT1055/56 SCHM



### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.




### **OBSOLETE PACKAGE**





### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.



N Package 8-Lead PDIP (Narrow .300 Inch)

NOTE:

NOTE: 1. DIMENSIONS ARE <u>MILLIMETERS</u>


\*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)



### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.






### **REVISION HISTORY** (Revision history begins at Rev D)

REV	DATE	DESCRIPTION	PAGE NUMBER
D	08/15	Corrected application circuit.	20



# TYPICAL APPLICATION



±120V Output Precision Op Amp

## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LT1122	Fast Settling JFET Op Amp	340ns Settling Time, GBW = 14MHz, SR = 60V/µs
LT1792	Low Noise JFET Op Amp	$e_n = 6nV/\sqrt{Hz}$ Max at f = 1kHz



