ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage .....±20V
Differential Input Voltage .....±40V
Input Voltage .....±20V
Output Short-Circuit Duration ..... Indefinite
Operating Temperature Range
LT1055AM/LT1055M/LT1056AM/
LT1056M **(OBSOLETE)** ..... –55°C to 125°C
LT1055AC/LT1055C/LT1056AC/
LT1056C ..... 0°C to 70°C
Storage Temperature Range
All Devices ..... –65°C to 150°C
Lead Temperature (Soldering, 10 sec)..... 300°C

PIN CONFIGURATION



N8 PACKAGE
8-LEAD PDIP
T_{JMAX} = 150°C, θ_{JA} = 130°C/W



S8 PACKAGE
8-LEAD PLASTIC SO
T_{JMAX} = 150°C, θ_{JA} = 130°C/W



H PACKAGE
8-LEAD TO-5 METAL CAN
T_{JMAX} = 150°C, θ_{JA} = 150°C/W, θ_{JC} = 45°C/W

OBSOLETE PACKAGE
Consider the N8 for Alternate Source

ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT1055CN8#PBF	LT1055CN8#TRPBF	LT1055CN8	8-Lead PDIP	0°C to 70°C
LT1056CN8#PBF	LT1056CN8#TRPBF	LT1056CN8	8-Lead PDIP	0°C to 70°C
LT1055S8#PBF	LT1055S8#TRPBF	1055	8-Lead Plastic SO	0°C to 70°C
LT1056S8#PBF	LT1056S8#TRPBF	1056	8-Lead Plastic SO	0°C to 70°C
OBSOLETE PACKAGE				
LT1055ACH#PBF	LT1055ACH#TRPBF	LT1055ACH	8-Lead TO-5 Metal Can	0°C to 70°C
LT1055CH#PBF	LT1055CH#TRPBF	LT1055CH	8-Lead TO-5 Metal Can	0°C to 70°C
LT1055AMH#PBF	LT1055AMH#TRPBF	LT1055AMH	8-Lead TO-5 Metal Can	–55°C to 125°C
LT1055MH#PBF	LT1055MH#TRPBF	LT1055MH	8-Lead TO-5 Metal Can	–55°C to 125°C
LT1056ACH#PBF	LT1056ACH#TRPBF	LT1056ACH	8-Lead TO-5 Metal Can	0°C to 70°C
LT1056CH#PBF	LT1056CH#TRPBF	LT1056CH	8-Lead TO-5 Metal Can	0°C to 70°C
LT1056AMH#PBF	LT1056AMH#TRPBF	LT1056AMH	8-Lead TO-5 Metal Can	–55°C to 125°C
LT1056MH#PBF	LT1056MH#TRPBF	LT1056MH	8-Lead TO-5 Metal Can	–55°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part markings, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS

T_A = 25°C. V_S = ±15V, V_{CM} = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1055AM/LT1056AM LT1055AC/LT1056AC MIN	TYP	MAX	LT1055M/LT1056M LT1055CH/LT1056CH LT1055CN8/LT1056CN8 MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage (Note 2)	LT1055 H Package		50	150		70	400	µV
		LT1056 H Package		50	180		70	450	µV
		LT1055 N8 Package					120	700	µV
		LT1056 N8 Package					140	800	µV
I_{OS}	Input Offset Current	Fully Warmed Up		2	10		2	20	pA
I_B	Input Bias Current	Fully Warmed Up		±10	±50		±10	±50	pA
		V_{CM} = 10V		30	130		30	150	pA
	Input Resistance:Differential	Common Mode V_{CM} = –11V to 8V		10^{12}			10^{12}		Ω
		Common Mode V_{CM} = 8V to 11V		10^{12}			10^{12}		Ω
				10^{11}			10^{11}		Ω
	Input Capacitance			4			4		pF
e_n	Input Noise Voltage	0.1Hz to 10Hz LT1055		1.8			2.0		$µV_{P-P}$
		0.1Hz to 10Hz LT1056		2.5			2.8		$µV_{P-P}$
	Input Noise Voltage Density	f_O = 10Hz (Note 3)		28	50		30	60	$nV/\sqrt{Hz}$
		f_O = 1kHz (Note 4)		14	20		15	22	$nV/\sqrt{Hz}$
I_n	Input Noise Current Density	f_O = 10Hz, 1kHz (Note 5)		1.8	4		1.8	4	$fA/\sqrt{Hz}$
A_{VOL}	Large-Signal Voltage Gain	V_O = ±10V R_L = 2k	150	400		120	400		V/mV
		V_O = ±10V R_L = 1k	130	300		100	300		V/mV
	Input Voltage Range		±11	±12		±11	±12		V
CMRR	Common Mode Rejection Ratio	V_{CM} = ±11V	86	100		83	98		dB
PSRR	Power Supply Rejection Ratio	V_S = ±10V to ±18V	90	106		88	104		dB
V_{OUT}	Output Voltage Swing	R_L = 2k	±12	±13.2		±12	±13.2		V

ELECTRICAL CHARACTERISTICS

T_A = 25°C. V_S = ±15V, V_{CM} = 0V unless otherwise noted.t

SYMBOL	PARAMETER	CONDITIONS		LT1055AM/LT1056AM LT1055AC/LT1056AC MIN	TYP	MAX	LT1055M/LT1056M LT1055CH/LT1056CH LT1055CN8/LT1056CN8 MIN	TYP	MAX	UNITS
SR	Slew Rate		LT1055 LT1056	10 12	13 16		7.5 9.0	12 14		V/µs V/µs
GBW	Gain Bandwidth Product	f = 1MHz	LT1055 LT1056		5.0 6.5			4.5 5.5		MHz MHz
I_S	Supply Current		LT1055 LT1056		2.8 5.0	4.0 6.5		2.8 5.0	4.0 7.0	mA mA
	Offset Voltage Adjustment Range	R_{POT} = 100k			±5			±5		mV

The ● denotes the specifications which apply over the temperature range 0°C ≤ T_A ≤ 70°C. V_S = ±15V, V_{CM} = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS			LT1055AC LT1056AC MIN	TYP	MAX	LT1055CH/LT1056CH LT1055CN8/LT1056CN8 MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage (Note 2)	LT1055 H Package LT1056 H Package LT1055 N8 Package LT1056 N8 Package		● ● ● ●		100 100	330 360		140 140 250 280	750 800 1250 1350	µV µV µV µV
	Average Temperature Coefficient of Input Offset Voltage	H Package (Note 6) N8 Package (Note 6)		● ●		1.2	4.0		1.6 3.0	8.0 12.0	µV/°C µV/°C
I_{OS}	Input Offset Current	Warmed Up T_A = 70°C	LT1055 LT1056	● ●		10 14	50 70		16 18	80 100	pA pA
I_B	Input Bias Current	Warmed Up T_A = 70°C	LT1055 LT1056	● ●		±30 ±40	±150 ±80		±40 ±50	±200 ±240	pA pA
A_{VOL}	Large-Signal Voltage Gain	V_O = ±10V, R_L = 2k		●	80	250		60	250		V/mV
CMRR	Common Mode Rejection Ratio	V_{CM} = ±10.5V		●	85	100		82	98		dB
PSRR	Power Supply Rejection Ratio	V_S = ±10V to ±18V		●	89	105		87	103		dB
V_{OUT}	Output Voltage Swing	R_L = 2k		●	±12	±13.1		±12	±13.1		V

The ● denotes the specifications which apply over the temperature range –55°C ≤ T_A ≤ 125°C. V_S = ±15V, V_{CM} = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS			LT1055AM LT1056AM MIN	TYP	MAX	LT1055M LT1056M MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage (Note 2)		LT1055 LT1056	● ●		180 180	500 550		250 250	1200 1250	µV µV
	Average Temperature Coefficient of Input Offset Voltage	(Note 6)		●		1.3	4.0		1.8	8.0	µV/°C
I_{OS}	Input Offset Current	Warmed Up T_A = 125°C	LT1055 LT1056	● ●		0.20 0.25	1.2 1.5		0.25 0.30	1.8 2.4	nA nA
I_B	Input Bias Current	Warmed Up T_A = 125°C	LT1055 LT1056	● ●		±0.4 ±0.5	±2.5 ±3.0		±0.5 ±0.6	±4.0 ±5.0	nA nA
A_{VOL}	Large-Signal Voltage Gain	V_O = ±10V, R_L = 2k		●	40	120		35	120		V/mV
CMRR	Common Mode Rejection Ratio	V_{CM} = ±10.5V		●	85	100		82	98		dB
PSRR	Power Supply Rejection Ratio	V_S = ±10V to ±17V		●	88	104		86	102		dB
V_{OUT}	Output Voltage Swing	R_L = 2k		●	±12	±12.9		±12	±12.9		V

ELECTRICAL CHARACTERISTICS

T_A = 25°C. V_S = ±15V, V_{CM} = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1055CS8/LT1056CS8 MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage (Note 2)			500	1500	µV
I_{OS}	Input Offset Current	Fully Warmed Up		5	30	pA
I_B	Input Bias Current	Fully Warmed Up V_{CM} = 10V		±30 30	±100 150	pA pA
	Input Resistance Differential Common Mode	 V_{CM} = –11V to 8V V_{CM} = 8V to 11V		0.4 0.4 0.05		TΩ TΩ TΩ
	Input Capacitance			4		pF
e_n	Input Noise Voltage	0.1Hz to 10Hz LT1055 LT1056		2.5 3.5		μV_{P-P} μV_{P-P}
	Input Noise Voltage Density	f_O = 10Hz (Note 4) f_O = 1kHz (Note 4)		35 15	70 22	nV/√Hz nV/√Hz
i_n	Input Noise Current Density	f_O = 10Hz, 1kHz (Note 5)		2.5	10	fA/√Hz
A_{VOL}	Large-Signal Voltage Gain	V_O = ±10V R_L = 2k R_L = 1k	120 100	400 300		V/mV V/mV
	Input Voltage Range		±11	±12		V
CMRR	Common Mode Rejection Ratio	V_{CM} = ±11V	83	98		dB
PSRR	Power Supply Rejection Ratio	V_S = ±10V to ±18V	88	104		dB
V_{OUT}	Output Voltage Swing	R_L = 2K	±12	±13.2		V
SR	Slew Rate	LT1055 LT1056	7.5 9.0	12 14		V/µs V/µs
GBW	Gain Bandwidth Product	f = 1MHz LT1055 LT1056		4.5 5.5		MHz MHz
I_S	Supply Current	LT1055 LT1056		2.8 5.0	4.0 7.0	mA mA
	Offset Voltage Adjustment Range	R_{POT} = 100k		±5		mV

The ● denotes the specifications which apply over the temperature range 0°C ≤ T_A ≤ 70°C. V_S = ±15V, V_{CM} = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		LT1055CS8/LT1056CS8 MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage (Note 2)		●		800	2200	µV
	Average Temperature Coefficient of Input Offset Voltage		●		4	15	µV/°C
I_{OS}	Input Offset Current	Warmed Up, T_A = 70°C	●		18	150	pA
I_B	Input Bias Current	Warmed Up, T_A = 70°C	●		±60	±400	pA
A_{VOL}	Large-Signal Voltage Gain	V_O = ±10V, R_L = 2k	●	60	250		V/mV
CMRR	Common Mode Rejection Ratio	V_{CM} = ±10.5V	●	82	98		dB
PSRR	Power Supply Rejection Ratio	V_S = ±10V to ±18V	●	87	103		dB
V_{OUT}	Output Voltage Swing	R_L = 2K	●	±12	±13.1		V

ELECTRICAL CHARACTERISTICS

For MIL-STD components, please refer to LTC883 data sheet for test listing and parameters.

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Offset voltage is measured under two different conditions: (a) approximately 0.5 seconds after application of power; (b) at T_A = 25°C only, with the chip heated to approximately 38°C for the LT1055 and to 45°C for the LT1056, to account for chip temperature rise when the device is fully warmed up.

Note 3: 10Hz noise voltage density is sample tested on every lot of A grades. Devices 100% tested at 10Hz are available on request.

Note 4: This parameter is tested on a sample basis only.

Note 5: Current noise is calculated from the formula: $i_n = (2qI_B)^{1/2}$, where $q = 1.6 \bullet 10^{-19}$ coulomb. The noise of source resistors up to 1GΩ swamps the contribution of current noise.

Note 6: Offset voltage drift with temperature is practically unchanged when the offset voltage is trimmed to zero with a 100k potentiometer between the balance terminals and the wiper tied to V+. Devices tested to tighter drift specifications are available on request.

TYPICAL PERFORMANCE CHARACTERISTICS

Input Bias and Offset Currents vs Temperature



Input Bias Current Over the Common Mode Range



Distribution of Input Offset Voltage (N8 Package)



Distribution of Offset Voltage Drift with Temperature (H Package)*



*DISTRIBUTION IN THE PLASTIC (N8) PACKAGE IS SIGNIFICANTLY WIDER.

LT1055/56 G04

Warm-Up Drift



Long Term Drift of Representative Units



TYPICAL PERFORMANCE CHARACTERISTICS

0.1Hz to 10Hz Noise



LT1055/56 G07

Noise vs Chip Temperature



LT1055/56 G08

Voltage Noise vs Frequency



LT1055/56 G09

LT1056 Large-Signal Response



AV = 1, CL = 100pf, 0.5µs/DIV

LT1055/56 G10

Small-Signal Response



AV = 1, CL = 100pf, 0.2µs/DIV

LT1055/56 G11

LT1055 Large-Signal Response



AV = 1, CL = 100pf, 0.5µs/DIV

LT1055/56 G12

Undistorted Output Swing vs Frequency



LT1055/56 G13

Slew Rate, Gain Bandwidth vs Temperature



LT1055/56 G14

Output Impedance vs Frequency



LT1055/56 G15

TYPICAL PERFORMANCE CHARACTERISTICS

Gain vs Frequency



Gain, Phase Shift vs Frequency



Voltage Gain vs Temperature



LT1055 Settling Time



LT1056 Settling Time



Common Mode Range vs Temperature



Common Mode and Power Supply Rejections vs Temperature



Common Mode Rejection Ratio vs Frequency



Power Supply Rejection Ratio vs Frequency



TYPICAL PERFORMANCE CHARACTERISTICS

Supply Current vs Supply Voltage



Output Swing vs Load Resistance



Short-Circuit Current vs Time



APPLICATIONS INFORMATION

The LT1055/LT1056 may be inserted directly into LF155A/LT355A, LF156A/LT356A, OP-15 and OP-16 sockets. Offset nulling will be compatible with these devices with the wiper of the potentiometer tied to the positive supply.

Offset Nulling



No appreciable change in offset voltage drift with temperature will occur when the device is nulled with a potentiometer, R_P, ranging from 10k to 200k.

The LT1055/LT1056 can also be used in LF351, LF411, AD547, AD611, OPA-111, and TL081 sockets, provided that the nulling cicuitry is removed. Because of the LT1055/LT1056's low offset voltage, nulling will not be necessary in most applications.

Achieving Picoampere/Microvolt Performance

In order to realize the picoampere-microvolt level accuracy of the LT1055/LT1056 proper care must be exercised. For example, leakage currents in circuitry external to the op amp can significantly degrade performance. High quality insulation should be used (e.g. Teflon, Kel-F); cleaning of all insulating surfaces to remove fluxes and other residues will probably be required. Surface coating may be necessary to provide a moisture barrier in high humidity environments.

Board leakage can be minimized by encircling the input circuitry with a guard ring operated at a potential close to that of the inputs: in inverting configurations the guard ring should be tied to ground, in noninverting connnections to the inverting input at pin 2. Guarding both sides of the



APPLICATIONS INFORMATION

printed circuit board is required. Bulk leakage reduction depends on the guard ring width.

The LT1055/LT1056 has the lowest offset voltage of any JFET input op amp available today. However, the offset voltage and its drift with time and temperature are still not as good as on the best bipolar amplifiers because the transconductance of FETs is considerably lower than that of bipolar transistors. Conversely, this lower transconductance is the main cause of the significantly faster speed performance of FET input op amps.

Offset voltage also changes somewhat with temperature cycling. The AM grades show a typical 20µV hysteresis (30µV on the M grades) when cycled over the –55°C to 125°C temperature range. Temperature cycling from 0°C to 70°C has a negligible (less than 10µV) hysteresis effect.

The offset voltage and drift performance are also affected by packaging. In the plastic N8 package the molding compound is in direct contact with the chip, exerting pressure on the surface. While NPN input transistors are largely unaffected by this pressure, JFET device matching and drift are degraded. Consequently, for best DC performance, as shown in the typical performance distribution plots, the TO-5 H package is recommended.

Noise Performance

The current noise of the LT1055/LT1056 is practically immeasurable at $1.8fA/\sqrt{Hz}$. At 25°C it is negligible up to 1G of source resistance, R_S (compound to the noise of R_S). Even at 125°C it is negligible to 100M of R_S.

The voltage noise spectrum is characterized by a low 1/f corner in the 20Hz to 30Hz range, significantly lower than on other competitive JFET input op amps. Of particular interest is the fact that with any JFET IC amplifier, the frequency location of the 1/f corner is proportional to the square root of the internal gate leakage currents and, therefore, noise doubles every 20°C. Furthermore, as illustrated in the noise versus chip temperature curves, the 0.1Hz to 10Hz peak-to-peak noise is a strong function of temperature, while wideband noise (f_O = 1kHz) is practically unaffected by temperature.

Consequently, for optimum low frequency noise, chip temperature should be minimized. For example, operating an LT1056 at ±5V supplies or with a 20°C/W case-to-ambient heat sink reduces 0.1Hz to 10Hz noise from typically $2.5\mu V_{P-P}$ (±15V, free-air) to $1.5\mu V_{P-P}$. Similiarly, the noise of an LT1055 will be $1.8\mu V_{P-P}$ typically because of its lower power dissipation and chip temperature.

High Speed Operation

Settling time is measured in the test circuit shown. This test configuration has two features which eliminate problems common to settling time measurments: (1) probe capacitance is isolated from the "false summing" node, and (2) it does not require a "flat top" input pulse since the input pulse is merely used to steer current through the diode bridges. For more details, please see Application Note 10.

As with most high speed amplifiers, care should be taken with supply decoupling, lead dress and component placement.

When the feedback around the op amp is resistive (R_F), a pole will be created with R_F, the source resistance and capacitance (R_S, C_S), and the amplifier input capacitance ($C_{IN} \approx 4pF$). In low closed-loop gain configurations and with R_S and R_F in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor (C_F) in parallel with R_F eliminates this problem. With R_S (C_S + C_{IN}) = R_FC_F, the effect of the feedback pole is completely removed.



Phase Reversal Protection

Most industry standard JFET input op amps (e.g., LF155/LF156, LF351, LF411, OP15/16) exhibit phase reversal at the output when the negative common mode limit at the input is exceeded (i.e., from –12V to –15V with ±15V supplies). This can cause lock-up in servo systems. As shown below, the LT1055/LT1056 does not have this problem due to unique phase reversal protection circuitry (Q1 on simplified schematic).

APPLICATIONS INFORMATION

Settling Time Test Circuit



Voltage Follower with Input Exceeding the Negative Common Mode Range



Input



Output (LF155/LF56, LF441, OP-15/OP-16)



Output LT1055/LT1056



TYPICAL APPLICATIONS †

Exponential Voltage-to-Frequency Converter for Music Synthesizers



†For ten additional applications utilizing the LT1055 and LT1056, please see the LTC1043 data sheet and Application Note 3.

12-Bit Charge Balance A/D Converter



TYPICAL APPLICATIONS

Fast "No Trims" 12-Bit Multiplying CMOS DAC Amplifier



Fast, 16-Bit Current Comparator



Temperature-to-Frequency Converter



TYPICAL APPLICATIONS

100kHz Voltage Controlled Oscillator



12-Bit Voltage Output D/A Converter



SIMPLIFIED SCHEMATIC



*CURRENTS AS SHOWN FOR LT1055. (X) = CURRENTS FOR LT1056.

LT1055/56 SCHM

PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

H Package
8-Lead TO-5 Metal Can (.200 Inch PCD)
(Reference LTC DWG # 05-08-1320)



*LEAD DIAMETER IS UNCONTROLLED BETWEEN THE REFERENCE PLANE AND THE SEATING PLANE

**FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS .016 – .024 (0.406 – 0.610)

H8(TO-5) 0.200 PCD 0204

OBSOLETE PACKAGE

PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

N Package
8-Lead PDIP (Narrow .300 Inch)
(Reference LTC DWG # 05-08-1510 Rev I)



NOTE:
1. DIMENSIONS ARE INCHES / MILLIMETERS

*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

S8 Package
8-Lead Plastic Small Outline (Narrow .150 Inch)
(Reference LTC DWG # 05-08-1610 Rev G)



NOTE:
1. DIMENSIONS IN $\frac{\text{INCHES}}{(\text{MILLIMETERS})}$
2. DRAWING NOT TO SCALE
3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
   MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)
4. PIN 1 CAN BE BEVEL EDGE OR A DIMPLE

S08 REV G 0212

REVISION HISTORY (Revision history begins at Rev D)

REV	DATE	DESCRIPTION	PAGE NUMBER
D	08/15	Corrected application circuit.	20

TYPICAL APPLICATION

±120V Output Precision Op Amp



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1122	Fast Settling JFET Op Amp	340ns Settling Time, GBW = 14MHz, SR = 60V/µs
LT1792	Low Noise JFET Op Amp	e_n = 6nV/√Hz Max at f = 1kHz

Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900 • FAX: (408) 434-0507 • www.linear.com/LT1055
LT 0815 REV D • PRINTED IN USA