

# Contents

<b>1</b>	<b>Block diagrams</b>	<b>7</b>
<b>2</b>	<b>Pin description</b>	<b>8</b>
<b>3</b>	<b>Mechanical and electrical specifications</b>	<b>10</b>
3.1	Mechanical characteristics	10
3.2	Electrical characteristics	11
3.3	Communication interface characteristics	12
3.3.1	SPI - serial peripheral interface	12
3.3.2	I <sup>2</sup> C - inter-IC control interface	13
3.4	Absolute maximum ratings	14
<b>4</b>	<b>Functionality</b>	<b>15</b>
4.1	Sensing element	15
4.2	IC interface	15
4.3	Factory calibration	15
4.4	Interpreting pressure readings	15
<b>5</b>	<b>FIFO</b>	<b>17</b>
5.1	Bypass mode	17
5.2	FIFO mode	18
5.3	Stream mode	19
5.4	Dynamic-Stream mode	20
5.5	Stream-to-FIFO mode	21
5.6	Bypass-to-Stream mode	22
5.7	Bypass-to-FIFO mode	23
5.8	Retrieving data from FIFO	23
<b>6</b>	<b>Application hints</b>	<b>24</b>
6.1	Soldering information	24
<b>7</b>	<b>Digital interfaces</b>	<b>25</b>
7.1	Serial interfaces	25

7.2	I <sup>2</sup> C serial interface (CS = High)	25
7.2.1	I <sup>2</sup> C operation	26
7.3	SPI bus interface	28
7.3.1	SPI read	29
7.3.2	SPI write	30
7.3.3	SPI read in 3-wire mode	31
<b>8</b>	<b>Register mapping</b>	<b>32</b>
<b>9</b>	<b>Register description</b>	<b>34</b>
9.1	INTERRUPT_CFG (0Bh)	34
9.2	THS_P_L (0Ch)	36
9.3	THS_P_H (0Dh)	36
9.4	WHO_AM_I (0Fh)	36
9.5	CTRL_REG1 (10h)	37
9.6	CTRL_REG2 (11h)	38
9.7	CTRL_REG3 (12h)	39
9.8	FIFO_CTRL (14h)	41
9.9	REF_P_XL (15h)	41
9.10	REF_P_L (16h)	42
9.11	REF_P_H (17h)	42
9.12	RPDS_L (18h)	42
9.13	RPDS_H (19h)	42
9.14	RES_CONF (1Ah)	43
9.15	INT_SOURCE (25h)	43
9.16	FIFO_STATUS (26h)	44
9.17	STATUS (27h)	45
9.18	PRESS_OUT_XL (28h)	45
9.19	PRESS_OUT_L (29h)	46
9.20	PRESS_OUT_H (2Ah)	46
9.21	TEMP_OUT_L (2Bh)	46
9.22	TEMP_OUT_H (2Ch)	46
9.23	LPFP_RES (33h)	46

---

<b>10</b>	<b>Package information</b> .....	<b>47</b>
	10.1 HLGA-10L package information .....	47
<b>11</b>	<b>Revision history</b> .....	<b>48</b>



## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Pin description . . . . .	9
Table 3.	Pressure and temperature sensor characteristics . . . . .	10
Table 4.	Electrical characteristics . . . . .	11
Table 5.	DC characteristics . . . . .	11
Table 6.	SPI slave timing values . . . . .	12
Table 7.	I <sup>2</sup> C slave timing values . . . . .	13
Table 8.	Absolute maximum ratings . . . . .	14
Table 9.	Serial interface pin description . . . . .	25
Table 10.	I <sup>2</sup> C terminology . . . . .	25
Table 11.	SAD+Read/Write patterns . . . . .	26
Table 12.	Transfer when master is writing one byte to slave . . . . .	26
Table 13.	Transfer when master is writing multiple bytes to slave . . . . .	27
Table 14.	Transfer when master is receiving (reading) one byte of data from slave . . . . .	27
Table 15.	Transfer when master is receiving (reading) multiple bytes of data from slave . . . . .	27
Table 16.	Registers address map . . . . .	32
Table 17.	Output data rate bit configurations . . . . .	37
Table 18.	Low-pass filter configurations . . . . .	38
Table 19.	Interrupt configurations . . . . .	40
Table 20.	FIFO mode selection . . . . .	41
Table 21.	FIFO_STATUS example: OVR/FSS details . . . . .	44
Table 22.	Document revision history . . . . .	48

## List of figures

Figure 1.	Device architecture block diagram . . . . .	7
Figure 2.	Digital logic . . . . .	7
Figure 3.	Pin connections (bottom view) . . . . .	8
Figure 4.	SPI slave timing diagram . . . . .	12
Figure 5.	I <sup>2</sup> C slave timing diagram. . . . .	13
Figure 6.	Pressure readings. . . . .	16
Figure 7.	Bypass mode . . . . .	17
Figure 8.	FIFO mode . . . . .	18
Figure 9.	Stream mode . . . . .	19
Figure 10.	Dynamic-Stream mode . . . . .	20
Figure 11.	Stream-to-FIFO mode. . . . .	21
Figure 12.	Bypass-to-Stream mode. . . . .	22
Figure 13.	Bypass-to-FIFO mode. . . . .	23
Figure 14.	LPS22HB electrical connections (top view) . . . . .	24
Figure 15.	Read and write protocol . . . . .	28
Figure 16.	SPI read protocol . . . . .	29
Figure 17.	Multiple byte SPI read protocol (2-byte example). . . . .	29
Figure 18.	SPI write protocol . . . . .	30
Figure 19.	Multiple byte SPI write protocol (2-byte example). . . . .	30
Figure 20.	SPI read protocol in 3-wire mode . . . . .	31
Figure 21.	“Threshold based” interrupt event. . . . .	35
Figure 22.	Interrupt events on INT_DRDY pin . . . . .	40
Figure 23.	HLGA-10L (2.0 x 2.0 x 0.76 mm typ.) package outline and mechanical dimensions . . . . .	47

1 Block diagrams

Figure 1. Device architecture block diagram





Figure 2. Digital logic



## 2 Pin description

Figure 3. Pin connections (bottom view)




Table 2. Pin description

Pin number	Name	Function
1	Vdd_IO	Power supply for I/O pins
2	SCL SPC	I <sup>2</sup> C serial clock (SCL) SPI serial port clock (SPC)
3	Reserved	Connect to GND
4	SDA SDI SDI/SDO	I <sup>2</sup> C serial data (SDA) 4-wire SPI serial data input (SDI) 3-wire serial data input/output (SDI/SDO)
5	SDO SA0	4-wire SPI serial data output (SDO) I <sup>2</sup> C less significant bit of the device address (SA0)
6	CS	SPI enable I <sup>2</sup> C/SPI mode selection (1: SPI idle mode / I <sup>2</sup> C communication enabled; 0: SPI communication mode / I <sup>2</sup> C disabled)
7	INT_DRDY	Interrupt or Data Ready
8	GND	0 V supply
9	GND	0 V supply
10	VDD	Power supply



### 3 Mechanical and electrical specifications

#### 3.1 Mechanical characteristics

VDD = 1.8 V, T = 25 °C, unless otherwise noted.

**Table 3. Pressure and temperature sensor characteristics**

Symbol	Parameter	Test condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
<b>Pressure sensor characteristics</b>						
PT <sub>op</sub>	Operating temperature range		-40		+85	°C
PT <sub>full</sub>	Full accuracy temperature range		0		+65	°C
P <sub>op</sub>	Operating pressure range		260		1260	hPa
P <sub>bits</sub>	Pressure output data			24		bits
P <sub>sens</sub>	Pressure sensitivity			4096		LSB/hPa
P <sub>AccRel</sub>	Relative accuracy over pressure	P = 800 - 1100 hPa T = 25 °C		±0.1		hPa
P <sub>AccT</sub>	Absolute accuracy over temperature	P <sub>op</sub> T = 0 to 65 °C After OPC <sup>(2)</sup>		±0.1		hPa
		P <sub>op</sub> T = 0 to 65 °C no OPC <sup>(2)</sup>		±1		
P <sub>noise</sub>	RMS pressure sensing noise <sup>(3)</sup>	with embedded filtering		0.0075		hPa RMS
ODR <sub>Pres</sub>	Pressure output data rate <sup>(4)</sup>			1 10 25 50 75		Hz
<b>Temperature sensor characteristics</b>						
T <sub>op</sub>	Operating temperature range		-40		+85	°C
T <sub>sens</sub>	Temperature sensitivity			100		LSB/°C
T <sub>acc</sub>	Temperature absolute accuracy	T = 0 to 65 °C		±1.5		°C
ODR <sub>T</sub>	Output temperature data rate <sup>(4)</sup>			1 10 25 50 75		Hz

1. Typical specifications are not guaranteed.

2. OPC: One-Point Calibration, see [RPDS\\_L \(18h\)](#), [RPDS\\_H \(19h\)](#).

3. Pressure noise RMS evaluated in a controlled environment, based on the average standard deviation of 50 measurements at highest ODR and with LC\_EN bit = 0, EN\_LPFP = 1, LPFP\_CFG = 1.

4. Output data rate is configured acting on ODR[2:0] in [CTRL\\_REG1 \(10h\)](#).

### 3.2 Electrical characteristics

VDD = 1.8 V, T = 25 °C, unless otherwise noted.

**Table 4. Electrical characteristics**

Symbol	Parameter	Test condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDD	Supply voltage		1.7		3.6	V
Vdd_IO	IO supply voltage		1.7		Vdd+0.1	V
Idd	Supply current	@ ODR 1 Hz LC_EN bit = 0		12		µA
		@ ODR 1 Hz LC_EN bit = 1		3		
IddPdn	Supply current in power-down mode			1		µA

1. Typical specifications are not guaranteed.

**Table 5. DC characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>DC input characteristics</b>						
Vil	Low-level input voltage (Schmitt buffer)	-	-	-	0.2 * Vdd_IO	V
Vih	High-level input voltage (Schmitt buffer)	-	0.8 * Vdd_IO	-	-	V
<b>DC output characteristics</b>						
Vol	Low-level output voltage		-	-	0.2	V
Voh	High-level output voltage		Vdd_IO - 0.2	-	-	V

### 3.3 Communication interface characteristics

#### 3.3.1 SPI - serial peripheral interface


Subject to general operating conditions for  $V_{DD}$  and  $T_{OP}$ .

**Table 6. SPI slave timing values**

Symbol	Parameter	Value <sup>(1)</sup>		Unit
		Min	Max	
$t_{c(SPC)}$	SPI clock cycle	100		ns
$f_{c(SPC)}$	SPI clock frequency		10	MHz
$t_{su(CS)}$	CS setup time	6		ns
$t_{h(CS)}$	CS hold time	8		
$t_{su(SI)}$	SDI input setup time	5		
$t_{h(SI)}$	SDI input hold time	15		
$t_{v(SO)}$	SDO valid output time		50	
$t_{h(SO)}$	SDO output hold time	9		
$t_{dis(SO)}$	SDO output disable time		50	

1. Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production.

**Figure 4. SPI slave timing diagram**



**Note:** Measurement points are done at  $0.2 \cdot V_{DD\_IO}$  and  $0.8 \cdot V_{DD\_IO}$ , for both ports.

### 3.3.2 I<sup>2</sup>C - inter-IC control interface


Subject to general operating conditions for V<sub>DD</sub> and T<sub>OP</sub>

Table 7. I<sup>2</sup>C slave timing values

Symbol	Parameter (1)	I <sup>2</sup> C standard mode <sup>(1)</sup>		I <sup>2</sup> C fast mode <sup>(1)</sup>		Unit
		Min	Max	Min	Max	
f <sub>(SCL)</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3		μs
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		
t <sub>su(SDA)</sub>	SDA setup time	250		100		ns
t <sub>h(SDA)</sub>	SDA data hold time	0	3.45	0	0.9	μs
t <sub>h(ST)</sub>	START condition hold time	4		0.6		μs
t <sub>su(SR)</sub>	Repeated START condition setup time	4.7		0.6		
t <sub>su(SP)</sub>	STOP condition setup time	4		0.6		
t <sub>w(SP:SR)</sub>	Bus free time between STOP and START condition	4.7		1.3		

1. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.

Figure 5. I<sup>2</sup>C slave timing diagram



Note: Measurement points are done at 0.2·V<sub>DD\_IO</sub> and 0.8·V<sub>DD\_IO</sub>, for both ports.

### 3.4 Absolute maximum ratings

Stress above those listed as “Absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Table 8. Absolute maximum ratings**

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 4.8	V
Vdd_IO	I/O pins supply voltage	-0.3 to 4.8	V
Vin	Input voltage on any control pin	-0.3 to Vdd_IO +0.3	V
P	Overpressure	2	MPa
T <sub>STG</sub>	Storage temperature range	-40 to +125	°C
ESD	Electrostatic discharge protection	2 (HBM)	kV

*Note:* Supply voltage on any pin should never exceed 4.8 V.



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.

## 4 Functionality

The LPS22HB is a high-resolution, digital output pressure sensor packaged in an HLGA full-mold package. The complete device includes a sensing element based on a piezoresistive Wheatstone bridge approach, and an IC interface which communicates a digital signal from the sensing element to the application.

### 4.1 Sensing element

An ST proprietary process is used to obtain a silicon membrane for MEMS pressure sensors. When pressure is applied, the membrane deflection induces an imbalance in the Wheatstone bridge piezoresistances whose output signal is converted by the IC interface.

### 4.2 IC interface

The complete measurement chain is composed of a low-noise amplifier which converts the resistance unbalance of the MEMS sensors (pressure and temperature) into an analog voltage using an analog-to-digital converter.

The pressure and temperature data may be accessed through an I<sup>2</sup>C/SPI interface thus making the device particularly suitable for direct interfacing with a microcontroller.

The LPS22HB features a Data-Ready signal which indicates when a new set of measured pressure and temperature data are available, thus simplifying data synchronization in the digital system that uses the device.

### 4.3 Factory calibration


The trimming values are stored inside the device in a non-volatile structure. When the device is turned on, the trimming parameters are downloaded into the registers to be employed during the normal operation which allows the device to be used without requiring any further calibration.

### 4.4 Interpreting pressure readings

The pressure data are stored in 3 registers: *PRESS\_OUT\_H (2Ah)*, *PRESS\_OUT\_L (29h)*, and *PRESS\_OUT\_XL (28h)*. The value is expressed as 2's complement.

To obtain the pressure in hPa, take the two's complement of the complete word and then divide by 4096 LSB/hPa.

Figure 6. Pressure readings

**Equation 1**

Pressure Value (LSB) = PRESS\_OUT\_H (2Ah) & PRESS\_OUT\_L (29h) & PRESS\_OUT\_XL (28h)  
 = 3FF58Dh = 4191629 LSB (decimal signed)

**Equation 2**

$$\text{Pressure (hPa)} = \frac{\text{Pressure Value (LSB)}}{\text{Scaling Factor}} = \frac{4191629 \text{ LSB}}{4096 \text{ LSB/hPa}} = 1023.3 \text{ hPa}$$

## 5 FIFO

The LPS22HB embeds 32 slots of 40-bit data FIFO to store the pressure and temperature output values. This allows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO. This buffer can work according to seven different modes: Bypass mode, FIFO mode, Stream mode, Dynamic-Stream mode, Stream-to-FIFO mode, Bypass-to-Stream and Bypass-to-FIFO mode. The FIFO buffer is enabled when the FIFO\_EN bit in [CTRL\\_REG2 \(11h\)](#) is set to '1' and each mode is selected by the FIFO\_MODE[2:0] bits in [FIFO\\_CTRL \(14h\)](#). Programmable FIFO threshold status, FIFO overrun events and the number of unread samples stored are available in the [FIFO\\_STATUS \(26h\)](#) register and can be set to generate dedicated interrupts on the INT\_DRDY pad using the [CTRL\\_REG3 \(12h\)](#) register.

[FIFO\\_STATUS \(26h\)](#)(FTH\_FIFO) goes to '1' when the number of unread samples ([FIFO\\_STATUS \(26h\)](#)(FSS5:0)) is greater than or equal to WTM[4:0] in [FIFO\\_CTRL \(14h\)](#). If [FIFO\\_CTRL \(14h\)](#)(WTM4:0) is equal to 0, [FIFO\\_STATUS \(26h\)](#)(FTH\_FIFO) goes to '0'.

[FIFO\\_STATUS \(26h\)](#)(OVRN) is equal to '1' if a FIFO slot is overwritten.

[FIFO\\_STATUS \(26h\)](#)(FSS5:0) contains stored data levels of unread samples; when FSS[5:0] is equal to '000000' FIFO is empty, when FSS[5:0] is equal to '100000' FIFO is full and the unread samples are 32.

To guarantee the switching into and out of FIFO mode, discard the first sample acquired.


### 5.1 Bypass mode

In Bypass mode ([FIFO\\_CTRL \(14h\)](#)(FMODE2:0)=000), the FIFO is not operational and it remains empty.

Bypass mode is also used to reset the FIFO when in FIFO mode.

As described in the next figure, for each channel only the first address is used. When new data is available, the older data is overwritten.

Figure 7. Bypass mode





## 5.2 FIFO mode


In FIFO mode (*FIFO\_CTRL* (14h)(FMODE2:0) = 001) data from the output *PRESS\_OUT\_XL* (28h), *PRESS\_OUT\_L* (29h), *PRESS\_OUT\_H* (2Ah) and *TEMP\_OUT\_L* (2Bh), *TEMP\_OUT\_H* (2Ch) are stored in the FIFO until it is overwritten.

To reset FIFO content, in Bypass mode the value '000' must be written in *FIFO\_CTRL* (14h)(FMODE2:0). After this reset command, it is possible to restart FIFO mode, writing the value '001' in *FIFO\_CTRL* (14h)(FMODE2:0).

FIFO buffer memorizes 32 levels of data but the depth of the FIFO can be resized by setting the *CTRL\_REG2* (11h)(STOP\_ON\_FTH) bit. If the STOP\_ON\_FTH bit is set to '1', FIFO depth is limited to *FIFO\_CTRL* (14h)(WTM4:0) + 1 data.

A FIFO threshold interrupt can be enabled (F\_OVR bit in *CTRL\_REG3* (12h) in order to be raised when the FIFO is filled to the level specified by the WTM4:0 bits of *FIFO\_CTRL* (14h). When a FIFO threshold interrupt occurs, the first data has been overwritten and the FIFO stops collecting data from the input pressure and temperature.

Figure 8. FIFO mode




### 5.3 Stream mode

Stream mode (*FIFO\_CTRL* (14h)(FMODE2:0) = 010) provides continuous FIFO update: as new data arrive, the older is discarded.

Once the entire FIFO has been read, the last data read remains in the FIFO and hence once a new sample is acquired, the *FIFO\_STATUS* (26h)(FSS5:0) value rises from 0 to 2.

An overrun interrupt can be enabled, *CTRL\_REG3* (12h)(F\_OVR) = '1', in order to inform when the FIFO is full and eventually read its content all at once. If an overrun occurs, the oldest sample in FIFO is overwritten, so if the FIFO was empty, the lost sample has already been read.

Figure 9. Stream mode



In the latter case reading all FIFO content before an overrun interrupt has occurred, the first data read is equal to the last already read in the previous burst, so the number of new data available in FIFO depends on the previous reading.

## 5.4 Dynamic-Stream mode

In Dynamic-Stream mode (*FIFO\_CTRL* (14h)(FMODE2:0) = 110) after emptying the FIFO, the first new sample that arrives becomes the first to be read in a subsequent read burst. In this way, the number of new data available in FIFO does not depend on the previous reading.


In Dynamic-Stream mode *FIFO\_STATUS* (26h)(FSS5:0) is the number of new pressure and temperature samples available in the FIFO buffer.

Stream Mode is intended to be used to read all 32 samples of FIFO within an ODR after receiving an overrun signal.

Dynamic-Stream is intended to be used to read *FIFO\_STATUS* (26h)(FSS5:0) samples when it is not possible to guarantee reading data within an ODR.

Also, a FIFO threshold interrupt on the INT\_DRDY pad through *CTRL\_REG3* (12h)(F\_FTH) can be enabled in order to read data from the FIFO and leave free memory slots for incoming data.

**Figure 10. Dynamic-Stream mode**




## 5.5 Stream-to-FIFO mode

In Stream-to-FIFO mode ([FIFO\\_CTRL \(14h\)](#)(FMODE2:0) = 011), FIFO behavior changes according to the INT\_SOURCE(IA) bit. When the INT\_SOURCE(IA) bit is equal to '1', FIFO operates in FIFO mode. When the INT\_SOURCE(IA) bit is equal to '0', FIFO operates in Stream mode.

An interrupt generator can be set to the desired configuration through [INTERRUPT\\_CFG \(0Bh\)](#).

The [INTERRUPT\\_CFG \(0Bh\)](#)(LIR) bit should be set to '1' in order to have latched interrupt.

**Figure 11. Stream-to-FIFO mode**




## 5.6 Bypass-to-Stream mode

In Bypass-to-Stream mode (*FIFO\_CTRL (14h)*(FMODE2:0) = '100'), data measurement storage inside FIFO operates in Stream mode when INT\_SOURCE(IA) is equal to '1', otherwise FIFO content is reset (Bypass mode).

An interrupt generator can be set to the desired configuration through *INTERRUPT\_CFG (0Bh)*.

The *INTERRUPT\_CFG (0Bh)*(LIR) bit should be set to '1' in order to have latched interrupt.

**Figure 12. Bypass-to-Stream mode**




## 5.7 Bypass-to-FIFO mode

In Bypass-to-FIFO mode ([FIFO\\_CTRL \(14h\)](#)(FMODE2:0) = '111'), data measurement storage inside FIFO operates in FIFO mode when INT\_SOURCE(IA) is equal to '1', otherwise FIFO content is reset (Bypass mode).

An interrupt generator can be set to the desired configuration through [INTERRUPT\\_CFG \(0Bh\)](#).

The [INTERRUPT\\_CFG \(0Bh\)](#) (LIR) bit should be set to '1' in order to have latched interrupt.

**Figure 13. Bypass-to-FIFO mode**



## 5.8 Retrieving data from FIFO


FIFO data is read from PRESS\_OUT (Addr. reg 28h,29h,2Ah) and TEMP\_OUT (Addr. reg 2Bh,2Ch).

Each time data is read from the FIFO, the oldest data are placed in the [PRESS\\_OUT\\_XL \(28h\)](#), [PRESS\\_OUT\\_L \(29h\)](#), [PRESS\\_OUT\\_H \(2Ah\)](#), [TEMP\\_OUT\\_L \(2Bh\)](#) and [TEMP\\_OUT\\_H \(2Ch\)](#) registers and both single-read and read-burst operations can be used.

The device automatically updates the reading address and it rolls back to 28h when register 2Ch is reached. In order to read all FIFO levels in multiple byte reading, 160 bytes (5 output registers by 32 levels) must be read.

## 6 Application hints

Figure 14. LPS22HB electrical connections (top view)



The device power supply must be provided through the VDD line; a power supply decoupling capacitor C1 (100 nF) must be placed as near as possible to the supply pads of the device. Depending on the application, an additional capacitor of 4.7  $\mu$ F could be placed on VDD line.

The functionality of the device and the measured data outputs are selectable and accessible through the I<sup>2</sup>C/SPI interface. When using the I<sup>2</sup>C, CS must be tied to Vdd\_IO.

All the voltage and ground supplies must be present at the same time to have proper behavior of the IC (refer to [Figure 14](#)). It is possible to remove VDD while maintaining Vdd\_IO without blocking the communication bus, in this condition the measurement chain is powered off.

### 6.1 Soldering information

The HLGA package is compliant with the ECOPACK® standard, and it is qualified for soldering heat resistance according to JEDEC J-STD-020.

## 7 Digital interfaces

### 7.1 Serial interfaces

The registers embedded in the LPS22HB may be accessed through both the I<sup>2</sup>C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode.

The serial interfaces are mapped onto the same pads. To select/exploit the I<sup>2</sup>C interface, the CS line must be tied high (i.e. connected to Vdd\_IO).

**Table 9. Serial interface pin description**

Pin name	Pin description
CS	SPI enable I <sup>2</sup> C/SPI mode selection (1: SPI idle mode / I <sup>2</sup> C communication enabled; 0: SPI communication mode / I <sup>2</sup> C disabled)
SCL/SPC	I <sup>2</sup> C serial clock (SCL) SPI serial port clock (SPC)
SDA SDI SDI/SDO	I <sup>2</sup> C serial data (SDA) 4-wire SPI serial data input (SDI) 3-wire serial data input /output (SDI/SDO)
SDO SA0	SPI serial data output (SDO) I <sup>2</sup> C less significant bit of the device address (SA0)

### 7.2 I<sup>2</sup>C serial interface (CS = High)

The LPS22HB I<sup>2</sup>C is a bus slave. The I<sup>2</sup>C is employed to write data into registers whose content can also be read back.

The relevant I<sup>2</sup>C terminology is given in [Table 10](#).

**Table 10. I<sup>2</sup>C terminology**

Term	Description
Transmitter	The device which sends data to the bus
Receiver	The device which receives data from the bus
Master	The device which initiates a transfer, generates clock signals and terminates a transfer
Slave	The device addressed by the master

There are two signals associated with the I<sup>2</sup>C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both lines have to be connected to Vdd\_IO through pull-up resistors.

The I<sup>2</sup>C interface is compliant with fast mode (400 kHz) I<sup>2</sup>C standards as well as with the normal mode.



### 7.2.1 I<sup>2</sup>C operation

The transaction on the bus is started through a START (ST) signal. A start condition is defined as a HIGH-to-LOW transition on the data line while the SCL line is held HIGH. After the master has transmitted this, the bus is considered busy. The next data byte transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master.

The slave address (SAD) associated to the LPS22HB is 101110xb. The **SDO/SA0** pad can be used to modify the less significant bit of the device address. If the SA0 pad is connected to voltage supply, LSb is '1' (address 1011101b), otherwise if the SA0 pad is connected to ground, the LSb value is '0' (address 1011100b). This solution permits connecting and addressing two different LPS22HB devices to the same I<sup>2</sup>C lines.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I<sup>2</sup>C embedded inside the ASIC behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge has been returned (SAK), an 8-bit sub-address will be transmitted (SUB): the 7 LSB represent the actual register address while the MSB has no meaning. The IF\_ADD\_INC bit in [CTRL\\_REG2 \(11h\)](#) enables sub-address auto increment (IF\_ADD\_INC is '1' by default), so if IF\_ADD\_INC = '1' the SUB (sub-address) will be automatically increased to allow multiple data read/write.

The slave address is completed with a Read/Write bit. If the bit is '1' (Read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (Write) the master will transmit to the slave with direction unchanged. [Table 11](#) explains how the SAD+read/write bit pattern is composed, listing all the possible configurations.

**Table 11. SAD+Read/Write patterns**

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	101110	0	1	10111001 (B9h)
Write	101110	0	0	10111000 (B8h)
Read	101110	1	1	10111011 (BBh)
Write	101110	1	0	10111010 (BAh)

**Table 12. Transfer when master is writing one byte to slave**

Master	ST	SAD + W		SUB		DATA		SP
Slave			SAK		SAK		SAK	

**Table 13. Transfer when master is writing multiple bytes to slave**

Master	ST	SAD + W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

**Table 14. Transfer when master is receiving (reading) one byte of data from slave**

Master	ST	SAD + W		SUB		SR	SAD + R			NMAK	SP
Slave			SAK		SAK			SAK	DATA		

**Table 15. Transfer when master is receiving (reading) multiple bytes of data from slave**

Master	ST	SAD+W		SUB		SR	SAD+R			MAK		MAK		NMAK	SP
Slave			SAK		SAK			SAK	DATA		DATA		DATA		

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the most significant bit (MSb) first. If a receiver cannot receive another complete byte of data until it has performed some other functions, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver does not acknowledge the slave address (i.e. it is not able to receive because it is performing some real-time function), the data line must be kept HIGH by the slave. The master can then abort the transfer. A LOW-to-HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

In order to read multiple bytes incrementing the register address, it is necessary to assert the most significant bit of the sub-address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of the first register to be read.


In the presented communication format MAK is Master acknowledge and NMAK is no master acknowledge.

### 7.3 SPI bus interface

The LPS22HB SPI is a bus slave. The SPI allows writing to and reading from the registers of the device.

The serial interface interacts with the application using 4 wires: **CS**, **SPC**, **SDI** and **SDO**.

**Figure 15. Read and write protocol**



**CS** is the serial port enable and it is controlled by the SPI master. It goes low at the start of the transmission and returns to high at the end. **SPC** is the serial port clock and it is controlled by the SPI master. It is stopped high when **CS** is high (no transmission). **SDI** and **SDO** are respectively the serial port data input and output. Those lines are driven at the falling edge of **SPC** and should be captured at the rising edge of **SPC**.

Both the read register and write register commands are completed in 16 clock pulses or multiples of 8 in the case of multiple read/write bytes. Bit duration is the time between two falling edges of **SPC**. The first bit (bit 0) starts at the first falling edge of **SPC** after the falling edge of **CS** while the last bit (bit 15, bit 23,...) starts at the last falling edge of **SPC** just before the rising edge of **CS**.

**bit 0:**  $\overline{R/W}$  bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) from the device is read. In the latter case, the chip will drive **SDO** at the start of bit 8.

**bit 1-7:** address AD(6:0). This is the address field of the indexed register.

**bit 8-15:** data DI(7:0) (write mode). This is the data that is written into the device (MSb first).


**bit 8-15:** data DO(7:0) (read mode). This is the data that is read from the device (MSb first).

In multiple read/write commands further blocks of 8 clock periods are added. When the IF\_ADD\_INC bit is 0, the address used to read/write data remains the same for every block. When the IF\_ADD\_INC bit is 1, the address used to read/write data is incremented at every block.

The function and the behavior of **SDI** and **SDO** remain unchanged.

7.3.1 SPI read


Figure 16. SPI read protocol



The SPI read command is performed with 16 clock pulses. The multiple byte read command is performed by adding blocks of 8 clock pulses to the previous one.


- bit 0:** READ bit. The value is 1.
- bit 1-7:** address AD(6:0). This is the address field of the indexed register.
- bit 8-15:** data DO(7:0) (read mode). This is the data that is read from the device (MSb first).
- bit 16-...:** data DO(...-8). Further data in multiple byte reads.

Figure 17. Multiple byte SPI read protocol (2-byte example)



### 7.3.2 SPI write

Figure 18. SPI write protocol



The SPI write command is performed with 16 clock pulses. The multiple byte write command is performed by adding blocks of 8 clock pulses to the previous one.


**bit 0:** WRITE bit. The value is 0.

**bit 1-7:** address AD(6:0). This is the address field of the indexed register.

**bit 8-15:** data DI(7:0) (write mode). This is the data that is written in the device (MSb first).

**bit 16-....:** data DI(...-8). Further data in multiple byte writes.


Figure 19. Multiple byte SPI write protocol (2-byte example)



### 7.3.3 SPI read in 3-wire mode

A 3-wire mode is entered by setting bit SIM to '1' (SPI serial interface mode selection) in *CTRL\_REG1 (10h)*.

**Figure 20. SPI read protocol in 3-wire mode**



The SPI read command is performed with 16 clock pulses:

**bit 0:** READ bit. The value is 1.

**bit 1-7:** address AD(6:0). This is the address field of the indexed register.

**bit 8-15:** data DO(7:0) (read mode). This is the data that is read from the device (MSb first). A multiple read command is also available in 3-wire mode.

## 8 Register mapping

*Table 16* provides a quick overview of the 8-bit registers embedded in the device.

**Table 16. Registers address map**

Name	Type	Register Address	Default	Function and comment
		Hex	Binary	
Reserved		00 - 0A	-	Reserved
INTERRUPT_CFG	R/W	0B	00000000	Interrupt register
THS_P_L	R/W	0C	00000000	Pressure threshold registers
THS_P_H	R/W	0D	00000000	
Reserved		0E	-	Reserved
WHO_AM_I	R	0F	10110001	Who am I
CTRL_REG1	R/W	10	00000000	Control registers
CTRL_REG2	R/W	11	00010000	
CTRL_REG3	R/W	12	00000000	
Reserved		13	-	Reserved
FIFO_CTRL	R/W	14	00000000	FIFO configuration register
REF_P_XL	R/W	15	00000000	Reference pressure registers
REF_P_L	R/W	16	00000000	
REF_P_H	R/W	17	00000000	
RPDS_L	R/W	18	00000000	Pressure offset registers
RPDS_H	R/W	19	00000000	
RES_CONF	R/W	1A	00000000	Resolution register
Reserved		1B - 24	-	Reserved
INT_SOURCE	R	25	output	Interrupt register
FIFO_STATUS	R	26	output	FIFO status register
STATUS	R	27	output	Status register
PRESS_OUT_XL	R	28	output	Pressure output registers
PRESS_OUT_L	R	29	output	
PRESS_OUT_H	R	2A	output	
TEMP_OUT_L	R	2B	output	Temperature output registers
TEMP_OUT_H	R	2C	output	
Reserved		2D - 32	-	Reserved
LPFP_RES	R	33	output	Filter reset register

Registers marked as Reserved must not be changed. Writing to those registers may cause permanent damage to the device.

To guarantee the proper behavior of the device, all register addresses not listed in the above table must not be accessed and the content stored in those registers must not be changed.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.



## 9 Register description

The device contains a set of registers which are used to control its behavior and to retrieve pressure and temperature data. The register address, made up of 7 bits, is used to identify them and to read/write the data through the serial interface.

### 9.1 INTERRUPT\_CFG (0Bh)

Interrupt mode for pressure acquisition configuration.

7	6	5	4	3	2	1	0
AUTORIFP	RESET_ARP	AUTOZERO	RESET_AZ	DIFF_EN	LIR	PLE	PHE

AUTORIFP	Enable AUTORIFP: function. Default value: 0 (0: normal mode; 1: AutoRifP enabled)
RESET_ARP	Reset AutoRifP function. Default value: 0 (0: normal mode; 1: reset AutoRifP function)
AUTOZERO	Enable Autozero function. Default value: 0 (0: normal mode; 1: Autozero enabled)
RESET_AZ	Reset Autozero function. Default value: 0 (0: normal mode; 1: reset Autozero function)
DIFF_EN	Enable interrupt generation. Default value: 0 (0: interrupt generation disabled; 1: interrupt generation enabled)
LIR	Latch interrupt request to the <a href="#">INT_SOURCE (25h)</a> register. Default value: 0 (0: interrupt request not latched; 1: interrupt request latched)
PLE	Enable interrupt generation on pressure low event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on pressure value lower than preset threshold)
PHE	Enable interrupt generation on pressure high event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on pressure value higher than preset threshold)


To generate an interrupt event based on a user-defined threshold, the **DIFF\_EN** bit must be set to '1' and the threshold values stored in [THS\\_P\\_L \(0Ch\)](#) and [THS\\_P\\_H \(0Dh\)](#).

When DIFF\_EN = '1', the **PHE bit or PLE bit (or both bits)** have to be enabled.

When DIFF\_EN is enabled and AUTOZERO or AUTORIFP is enabled, the defined pressure threshold values in THS\_P (0Ch, 0Dh) is compared with:

$$P\_DIFF\_IN = measured\ pressure - REF\_P$$

Figure 21. "Threshold based" interrupt event



If the **AUTOZERO** bit is set to '1', the measured pressure is used as the reference in the register REF\_P (15h, 16h and 17h). From that point on, the output pressure registers **PRESS\_OUT (28h, 29h and 2Ah)** are updated and the same value is also used for the interrupt generation:

- $PRESS\_OUT = \text{measured pressure} - REF\_P$
- $P\_DIFF\_IN = \text{measured pressure} - REF\_P$

After the first conversion, the **AUTOZERO** bit is automatically set to '0'. To return back to normal mode, **RESET\_AZ** bit has to be set to '1'. This resets also the content of the REF\_P registers.

If the **AUTORIFP** bit is set to '1', the measured pressure is used as the reference in the register REF\_P (15h, 16h and 17h). From that point on, the value used for the interrupt generation is the following:

- $P\_DIFF\_IN = \text{measured pressure} - REF\_P$

The output registers **PRESS\_OUT (28h, 29h and 2Ah)** show the difference between the measured pressure and the content of the RPDS registers (18h and 19h):

- $PRESS\_OUT = \text{measured pressure} - RPDS$

After the first conversion, **AUTORIFP** bit is automatically set to '0'. To return back to normal mode, the **RESET\_ARP** bit has to be set to '1'.

## 9.2 THS\_P\_L (0Ch)

User-defined threshold value for pressure interrupt event (Least significant bits).

7	6	5	4	3	2	1	0
THS7	THS6	THS5	THS4	THS3	THS2	THS1	THS0

THS[7:0]	This register contains the low part of threshold value for pressure interrupt generation.
----------	---

The threshold value for pressure interrupt generation is a 16-bit unsigned right-justified value composed of *THS\_P\_H (0Dh)* and *THS\_P\_L (0Ch)*. The value is expressed as:

Interrupt threshold (hPa) =  $\pm \text{THS\_P} / 16$

To enable the interrupt event based on this user-defined threshold, the DIFF\_EN bit in *INTERRUPT\_CFG (0Bh)* must be set to '1', the PHE bit or PLE bit (or both bits) in *INTERRUPT\_CFG (0Bh)* has to be enabled.

## 9.3 THS\_P\_H (0Dh)

User-defined threshold value for pressure interrupt event (Most significant bits).

7	6	5	4	3	2	1	0
THS15	THS14	THS13	THS12	THS11	THS10	THS9	THS8

THS[15:8]	This register contains the high part of threshold value for pressure interrupt generation. Refer to <i>THS_P_L (0Ch)</i> .
-----------	--

## 9.4 WHO\_AM\_I (0Fh)

Device Who am I

7	6	5	4	3	2	1	0
1	0	1	1	0	0	0	1

## 9.5 CTRL\_REG1 (10h)

Control register 1

7	6	5	4	3	2	1	0
0 <sup>(1)</sup>	ODR2	ODR1	ODR0	EN_LPFP	LPFP_CFG	BDU	SIM

1. This bit must be set to '0' for proper operation of the device.

ODR[2:0]	Output data rate selection. Default value: 000 Refer to <a href="#">Table 17</a> .
EN_LPFP	Enable low-pass filter on pressure data when Continuous mode is used. Default value: 0 (0: Low-pass filter disabled; 1: Low-pass filter enabled)
LPFP_CFG	LPFP_CFG: Low-pass configuration register. Default value: 0 Refer to <a href="#">Table 18</a> .
BDU <sup>(1)</sup>	Block data update. Default value: 0 (0: continuous update; 1: output registers not updated until MSB and LSB have been read <sup>(2)</sup> )
SIM	SPI Serial Interface Mode selection. Default value: 0 (0: 4-wire interface; 1: 3-wire interface)

1. To guarantee the correct behavior of BDU feature, [PRESS\\_OUT\\_H \(2Ah\)](#) must be the last address read.  
2. When I<sup>2</sup>C is used with BDU=1, the IF\_ADD\_INC bit has to be set to '0' in [CTRL\\_REG2 \(11h\)](#) and only a single-byte read of the output registers is allowed.

**Table 17. Output data rate bit configurations**

ODR2	ODR1	ODR0	Pressure (Hz)	Temperature (Hz)
0	0	0	Power down / one-shot mode enabled	
0	0	1	1 Hz	1 Hz
0	1	0	10 Hz	10 Hz
0	1	1	25 Hz	25 Hz
1	0	0	50 Hz	50 Hz
1	0	1	75 Hz	75 Hz

When the ODR bits are set to '000', the device is in **Power-down mode**. When the device is in power-down mode, almost all internal blocks of the device are switched off to minimize power consumption. The I<sup>2</sup>C interface is still active to allow communication with the device. The content of the configuration registers is preserved and output data registers are not updated, therefore keeping the last data sampled in memory before going into power-down mode.

If the ONE\_SHOT bit in [CTRL\\_REG2 \(11h\)](#) is set to '1', **One-shot mode** is triggered and a new acquisition starts when it is required. Enabling this mode is possible only if the device was previously in power-down mode (ODR bits set to '000'). Once the acquisition is completed and the output registers updated, the device automatically enters in power-down mode. ONE\_SHOT bit self-clears itself.

When the ODR bits are set to a value different than '000', the device is in **Continuous mode** and automatically acquires a set of data (pressure and temperature) at the frequency selected through the ODR[2:0] bits.

Once the additional low-pass filter has been enabled through the EN\_LPFP bit, it is possible to configure the device bandwidth acting on the LPFP\_CFG bit. See [Table 18](#) for low-pass filter configurations.

**Table 18. Low-pass filter configurations**

EN_LPFP	LPFP_CFG	Additional low-pass filter status	Device bandwidth
0	x	Disabled	ODR/2
1	0	Enabled	ODR/9
1	1	Enabled	ODR/20

The **BDU** bit is used to inhibit the update of the output registers between the reading of upper, middle and lower register parts. In default mode (BDU = '0'), the lower and upper register parts are updated continuously. When the BDU is activated (BDU = '1'), the content of the output registers is not updated until [PRESS\\_OUT\\_H \(2Ah\)](#) is read, avoiding the reading of values related to different samples.

## 9.6 CTRL\_REG2 (11h)

Control register 2

7	6	5	4	3	2	1	0
BOOT	FIFO_EN	STOP_ON_FTH	IF_ADD_INC	I2C_DIS	SWRESET	0 <sup>(1)</sup>	ONE_SHOT

1. This bit must be set to '0' for proper operation of the device

BOOT	Reboot memory content. Default value: 0 (0: normal mode; 1: reboot memory content). The bit is self-cleared when the BOOT is completed.
FIFO_EN	FIFO enable. Default value: 0 (0: disable; 1: enable)
STOP_ON_FTH	Stop on FIFO watermark. Enable FIFO watermark level use. Default value: 0 (0: disable; 1: enable)
IF_ADD_INC <sup>(1)</sup>	Register address automatically incremented during a multiple byte access with a serial interface (I <sup>2</sup> C or SPI). Default value: 1 (0: disable; 1 enable)
I2C_DIS	Disable I <sup>2</sup> C interface. Default value: 0 (0: I <sup>2</sup> C enabled; 1: I <sup>2</sup> C disabled)
SWRESET	Software reset. Default value: 0 (0: normal mode; 1: software reset). The bit is self-cleared when the reset is completed.
ONE_SHOT	One-shot enable. Default value: 0 (0: idle mode; 1: a new dataset is acquired)

1. It is recommend to use a single-byte read (with IF\_ADD\_INC = 0) when output data registers are acquired without using the FIFO. If a read of the data occurs during the refresh of the output data register, it is recommended to set the BDU bit to '1' in [CTRL\\_REG1 \(10h\)](#) in order to avoid mixing data.

The **BOOT** bit is used to refresh the content of the internal registers stored in the Flash memory block. At device power-up, the content of the Flash memory block is transferred to the internal registers related to the trimming functions to allow correct behavior of the device itself. If for any reason the content of the trimming registers is modified, it is sufficient to use this bit to restore the correct values. When the BOOT bit is set to '1', the content of the internal Flash is copied into the corresponding internal registers and is used to calibrate the device. These values are factory trimmed and they are different for every device. They allow the correct behavior of the device and normally they should not be changed. At the end of the boot process the BOOT bit is set again to '0' by hardware. The BOOT bit takes effect after one ODR clock cycle.

**SWRESET** is the software reset bit. The following device registers (*INTERRUPT\_CFG (0Bh)*, *THS\_P\_L (0Ch)*, *REF\_P\_H (17h)*, *CTRL\_REG1 (10h)*, *CTRL\_REG2 (11h)*, *CTRL\_REG3 (12h)*, *FIFO\_CTRL (14h)*, *REF\_P\_XL (15h)*, *REF\_P\_L (16h)*, *REF\_P\_H (17h)*) are reset to the default value if the SWRESET bit is set to '1'. The SWRESET bit returns to '0' by hardware.

The **ONE\_SHOT** bit is used to start a new conversion when the ODR[2:0] bits in *CTRL\_REG1 (10h)* are set to '000'. Writing a '1' in ONE\_SHOT triggers a single measurement of pressure and temperature. Once the measurement is done, the ONE\_SHOT bit will self-clear, the new data are available in the output registers, and the *STATUS (27h)* bits are updated.

## 9.7 CTRL\_REG3 (12h)

Control register 3 - INT\_DRDY pin control register


7	6	5	4	3	2	1	0
INT_H_L	PP_OD	F_FSS5	F_FTH	F_OVR	DRDY	INT_S2	INT_S1

INT_H_L	Interrupt active-high/low. Default value: 0 (0: active high; 1: active low)
PP_OD	Push-pull/open drain selection on interrupt pads. Default value: 0 (0: push-pull; 1: open drain)
F_FSS5	FIFO full flag on INT_DRDY pin. Default value: 0 (0: disable; 1: enable)
F_FTH	FIFO watermark status on INT_DRDY pin. Default value: 0 (0: disable; 1: enable)
F_OVR	FIFO overrun interrupt on INT_DRDY pin. Default value: 0 (0: disable; 1: enable)
DRDY	Data-ready signal on INT_DRDY pin. Default value: 0 (0: disable; 1: enable)
INT_S[2:1]	Data signal on INT_DRDY pin control bits. Default value: 00 Refer to <a href="#">Table 19</a> .

Table 19. Interrupt configurations

INT_S2	INT_S1	INT_DRDY pin configuration
0	0	Data signal (in order of priority: DRDY or F_FTH or F_OVR or F_FSS5)
0	1	Pressure high (P_high)
1	0	Pressure low (P_low)
1	1	Pressure low OR high

Figure 22. Interrupt events on INT\_DRDY pin



### 9.8 FIFO\_CTRL (14h)

FIFO control register

7	6	5	4	3	2	1	0
F_MODE2	F_MODE1	F_MODE0	WTM4	WTM3	WTM2	WTM1	WTM0

F_MODE[2:0]	FIFO mode selection. Default value: 000 Refer to <a href="#">Table 20</a> and <a href="#">Section 5</a> for additional details.
WTM[4:0]	FIFO watermark level selection.

Table 20. FIFO mode selection

F_MODE2	F_MODE1	F_MODE0	FIFO mode selection
0	0	0	Bypass mode
0	0	1	FIFO mode
0	1	0	Stream mode
0	1	1	Stream-to-FIFO mode
1	0	0	Bypass-to-Stream mode
1	0	1	Reserved
1	1	0	Dynamic-Stream mode
1	1	1	Bypass-to-FIFO mode

### 9.9 REF\_P\_XL (15h)

Reference pressure (LSB data)

7	6	5	4	3	2	1	0
REFL7	REFL6	REFL5	REFL4	REFL3	REFL2	REFL1	REFL0

REFL[7:0]	This register contains the low part of the reference pressure value.
-----------	--

The Reference pressure value is a 24-bit data and it is composed of [REF\\_P\\_H \(17h\)](#), [REF\\_P\\_L \(16h\)](#) and [REF\\_P\\_XL \(15h\)](#). The value is expressed as 2's complement.

The reference pressure value is used when AUTOZERO or AUTORIFP function is enabled. Please refer to [INTERRUPT\\_CFG \(0Bh\)](#) register description.



### 9.10 REF\_P\_L (16h)

Reference pressure (middle part)

7	6	5	4	3	2	1	0
REFL15	REFL14	REFL13	REFL12	REFL11	REFL10	REFL9	REFL8

REFL[15:8]	This register contains the mid part of the reference pressure value. Refer to <a href="#">REF_P_XL (15h)</a> .
------------	---

### 9.11 REF\_P\_H (17h)

Reference pressure (MSB part)

7	6	5	4	3	2	1	0
REFL23	REFL22	REFL21	REFL20	REFL19	REFL18	REFL17	REFL16

REFL[23:16]	This register contains the high part of the reference pressure value. Refer to <a href="#">REF_P_XL (15h)</a> .
-------------	--

### 9.12 RPDS\_L (18h)

Pressure offset (LSB data)

7	6	5	4	3	2	1	0
RPDS7	RPDS6	RPDS5	RPDS4	RPDS3	RPDS2	RPDS1	RPDS0

RPDS[7:0]	This register contains the low part of the pressure offset value.
-----------	---

The pressure offset value is 16-bit data that can be used to implement one-point calibration (OPC) after soldering. This value is composed of [RPDS\\_H \(19h\)](#) and [RPDS\\_L \(18h\)](#). The value is expressed as 2's complement.

### 9.13 RPDS\_H (19h)

Pressure offset (MSB data)

7	6	5	4	3	2	1	0
RPDS15	RPDS14	RPDS13	RPDS12	RPDS11	RPDS10	RPDS9	RPDS8

RPDS[15:8]	This register contains the high part of the pressure offset value. Refer to <a href="#">RPDS_L (18h)</a> .
------------	---

## 9.14 RES\_CONF (1Ah)

Low-power mode configuration

7	6	5	4	3	2	1	0
0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	0 <sup>(1)</sup>	reserved <sup>(2)</sup>	LC_EN

1. These bits must be set to '0' for proper operation of the device.
2. The content of this bit must not be modified for proper operation of the device

LC_EN <sup>(1)</sup>	Low current mode enable. Default 0 0: Normal mode (low-noise mode); 1: Low-current mode.
----------------------	---

1. The LC\_EN bit must be changed only with the device in power down and not during operation. Once LC\_EN bit is configured, it affects both One-shot mode and Continuous mode.

## 9.15 INT\_SOURCE (25h)

Interrupt source

7	6	5	4	3	2	1	0
BOOT_STATUS	0	0	0	0	IA	PL	PH

BOOT_STATUS	If '1' indicates that the Boot (Reboot) phase is running.
IA	Interrupt active. (0: no interrupt has been generated; 1: one or more interrupt events have been generated).
PL	Differential pressure Low. (0: no interrupt has been generated; 1: low differential pressure event has occurred).
PH	Differential pressure High. (0: no interrupt has been generated; 1: high differential pressure event has occurred).

## 9.16 FIFO\_STATUS (26h)

FIFO status

7	6	5	4	3	2	1	0
FTH_FIFO	OVR	FSS5	FSS4	FSS3	FSS2	FSS1	FSS0

FTH_FIFO	FIFO watermark status. (0: FIFO filling is lower than treshhold level; 1: FIFO filling is equal or higher than treshhold level).
OVR	FIFO overrun status. (0: FIFO is not completely full; 1: FIFO is full and at least one sample in the FIFO has been overwritten).
FSS[5:0]	FIFO stored data level. (000000: FIFO empty, 100000: FIFO is full and has 32 unread samples).

**Table 21. FIFO\_STATUS example: OVR/FSS details**

FTH	OVRN	FSS5	FSS4	FSS3	FSS2	FSS1	FSS0	Description
0	0	0	0	0	0	0	0	FIFO empty
--(1)	0	0	0	0	0	0	1	1 unread sample
--								
--(1)	0	1	0	0	0	0	0	32 unread samples
1	1	1	0	0	0	0	0	At least one sample has been written

1. When the number of unread samples in FIFO is greater than the threshold level set in register *FIFO\_CTRL (14h)*, the FTH value is '1'.

## 9.17 STATUS (27h)

Status register

7	6	5	4	3	2	1	0
--	--	T_OR	P_OR	--	--	T_DA	P_DA

T_OR	Temperature data overrun. (0: no overrun has occurred; 1: a new data for temperature has overwritten the previous data)
P_OR	Pressure data overrun. (0: no overrun has occurred; 1: new data for pressure has overwritten the previous data)
T_DA	Temperature data available. (0: new data for temperature is not yet available; 1: a new temperature data is generated)
P_DA	Pressure data available. (0: new data for pressure is not yet available; 1: a new pressure data is generated)

This register is updated every ODR cycle.

## 9.18 PRESS\_OUT\_XL (28h)

Pressure output value (LSB)

7	6	5	4	3	2	1	0
POUT7	POUT6	POUT5	POUT4	POUT3	POUT2	POUT1	POUT0

POUT[7:0]	This register contains the low part of the pressure output value.
-----------	---

The pressure output value is a 24-bit data that contains the measured pressure. It is composed of [PRESS\\_OUT\\_H \(2Ah\)](#), [PRESS\\_OUT\\_L \(29h\)](#) and [PRESS\\_OUT\\_XL \(28h\)](#). The value is expressed as 2's complement.

The output pressure register **PRESS\_OUT** is provided as the difference between the measured pressure and the content of the register RPDS (18h, 19h)\*.

Please refer to [Section 4.4: Interpreting pressure readings](#) for additional info.

\*DIFF\_EN = '0', AUTOZERO = '0', AUTORIFP = '0'

### 9.19 PRESS\_OUT\_L (29h)

Pressure output value (mid part)

7	6	5	4	3	2	1	0
POUT15	POUT14	POUT13	POUT12	POUT11	POUT10	POUT9	POUT8

POUT[15:8]	This register contains the mid part of the pressure output value. Refer to <a href="#">PRESS_OUT_XL (28h)</a>
------------	---

### 9.20 PRESS\_OUT\_H (2Ah)

Pressure output value (MSB)

7	6	5	4	3	2	1	0
POUT23	POUT22	POUT21	POUT20	POUT19	POUT18	POUT17	POUT16

POUT[23:16]	This register contains the high part of the pressure output value. Refer to <a href="#">PRESS_OUT_XL (28h)</a>
-------------	--

### 9.21 TEMP\_OUT\_L (2Bh)

Temperature output value (LSB)

7	6	5	4	3	2	1	0
TOUT7	TOUT6	TOUT5	TOUT4	TOUT3	TOUT2	TOUT1	TOUT0

TOUT[7:0]	This register contains the low part of the temperature output value.
-----------	--

The temperature output value is 16-bit data that contains the measured temperature. It is composed of [TEMP\\_OUT\\_H \(2Ch\)](#), and [TEMP\\_OUT\\_L \(2Bh\)](#). The value is expressed as 2's complement.

### 9.22 TEMP\_OUT\_H (2Ch)

Temperature output value (MSB)

7	6	5	4	3	2	1	0
TOUT15	TOUT14	TOUT13	TOUT12	TOUT11	TOUT10	TOUT9	TOUT8

TOUT[15:8]	This register contains the high part of the temperature output value.
------------	---

### 9.23 LPFP\_RES (33h)


Low-pass filter reset register. If the LPFP is active, in order to avoid the transitory phase, the filter can be reset by reading this register before generating pressure measurements.

10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

10.1 HLGA-10L package information

Figure 23. HLGA-10L (2.0 x 2.0 x 0.76 mm typ.) package outline and mechanical dimensions



# 11 Revision history

**Table 22. Document revision history**

Date	Revision	Changes
29-Oct-2014	1	Initial release.
05-May-2015	2	Datasheet status promoted from “Target specification” to “Preliminary data”. Updated: note 2 in Table 3: Pressure and temperature sensor characteristics, Section 4: FIFO, Table 20: FIFO mode selection and the following registers: FIFO_STATUS (26h), CTRL_REG1 (10h), CTRL_REG2 (11h), Section 9: Package mechanical data.
04-Sep-2015	3	Datasheet status promoted from “Preliminary data” to “Production data”. Updates: <a href="#">Table 1: Device summary</a> , Sections: <a href="#">4.2: IC interface</a> , <a href="#">4.3: Factory calibration</a> , <a href="#">7.1: Serial interfaces</a> , <a href="#">Table 17: Output data rate bit configurations</a> and <a href="#">9.17: STATUS (27h)</a> .
15-Dec-2015	4	Updated: <a href="#">Section 1: Block diagrams</a> , <a href="#">Section 4.4: Interpreting pressure readings</a> , <a href="#">Table 16: Registers address map</a> , <a href="#">Figure 21</a> . Added: <a href="#">TEMP_OUT_H (2Ch)</a> and <a href="#">LPFP_RES (33h)</a> . Minor text changes.
22-Nov-2016	5	Added footnote 2 to <a href="#">CTRL_REG1 (10h)</a> Minor textual updates
29-Jun-2017	6	Updated Vol and Voh in <a href="#">Table 5: DC characteristics</a> Updated <a href="#">Table 7: I<sup>2</sup>C slave timing values</a> and <a href="#">Figure 5: I<sup>2</sup>C slave timing diagram</a> Updated <a href="#">Table 16: Registers address map</a> Added footnote 1 to IF_ADD_INC bit in <a href="#">CTRL_REG2 (11h)</a>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

