

Contents

1	Block diagram and pin configuration	5
2	Electrical specifications	7
2.1	Absolute maximum ratings	7
2.2	Thermal data	8
2.3	Electrical characteristics	9
2.4	Waveforms	18
2.5	Electrical characteristics curves	20
3	Application information	23
3.1	GND protection network against reverse battery	23
3.1.1	Solution 1: resistor in the ground line (RGND only)	23
3.1.2	Solution 2: diode (DGND) in the ground line	24
3.2	Load dump protection	24
3.3	MCU I/Os protection	24
3.4	Current sense and diagnostic	25
3.5	Maximum demagnetization energy (VCC =13.5V)	27
4	Package and PC board thermal data	28
4.1	PowerSSO-24 thermal data	28
5	Package and packing information	31
5.1	ECOPACK® packages	31
5.2	PowerSSO-24 mechanical data	31
5.3	Packing information	33
6	Order codes	34
7	Revision history	35

List of tables

Table 1.	Pin functions	5
Table 2.	Suggested connections for unused and not connected pins	6
Table 3.	Absolute maximum ratings	7
Table 4.	Thermal data.	8
Table 5.	Power section	9
Table 6.	Switching ($V_{CC}=13V$; $T_j= 25^\circ C$)	9
Table 7.	Logic inputs.	10
Table 8.	Protections and diagnostics	10
Table 9.	Current sense ($8V < V_{CC} < 18V$)	11
Table 10.	Truth table.	16
Table 11.	Electrical transient requirements (part 1/3)	17
Table 12.	Electrical transient requirements (part 2/3)	17
Table 13.	Electrical transient requirements (part 3/3)	17
Table 14.	Thermal parameters	30
Table 15.	PowerSSO-24 mechanical data	32
Table 16.	Device summary	34
Table 17.	Document revision history	35

List of figures

Figure 1.	Block diagram	5
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	7
Figure 4.	Current sense delay characteristics	13
Figure 5.	Switching characteristics	13
Figure 6.	Output voltage drop limitation	13
Figure 7.	Delay response time between rising edge of output current and rising edge of current sense (CS enabled).	14
Figure 8.	I_{OUT}/I_{SENSE} vs I_{OUT}	15
Figure 9.	Maximum current sense ratio drift vs load current	15
Figure 10.	Normal operation	18
Figure 11.	Overload or Short to GND	18
Figure 12.	Intermittent overload	19
Figure 13.	T_J evolution in overload or short to GND	19
Figure 14.	Off-state output current	20
Figure 15.	High level input current	20
Figure 16.	Input clamp voltage	20
Figure 17.	Input low level	20
Figure 18.	Input high level	20
Figure 19.	Input hysteresis voltage	20
Figure 20.	On-state resistance vs T_{case}	21
Figure 21.	On-state resistance vs V_{CC}	21
Figure 22.	Undervoltage shutdown	21
Figure 23.	Turn-on voltage slope	21
Figure 24.	I_{LIMH} vs T_{case}	21
Figure 25.	Turn-off voltage slope	21
Figure 26.	CS_DIS high level voltage	22
Figure 27.	CS_DIS clamp voltage	22
Figure 28.	CS_DIS low level voltage	22
Figure 29.	Application schematic	23
Figure 30.	Current sense and diagnostic	26
Figure 31.	Maximum turn-off current versus inductance (for each channel)	27
Figure 32.	PowerSSO-24 PC board	28
Figure 33.	$R_{thj-amb}$ vs. PCB copper area in open box free air condition (one channel ON)	28
Figure 34.	PowerSSO-24 thermal impedance junction ambient single pulse (one channel ON)	29
Figure 35.	Thermal fitting model of a double channel HSD in PowerSSO-24 ⁽¹⁾	29
Figure 36.	PowerSSO-24 package dimensions	31
Figure 37.	PowerSSO-24 tube shipment (no suffix)	33
Figure 38.	PowerSSO-24 tape and reel shipment (suffix "TR")	33

1 Block diagram and pin configuration

Figure 1. Block diagram




Table 1. Pin functions

Name	Function
V _{CC}	Battery connection.
OUTPUT _n	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network.
INPUT _n	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state.
CURRENT SENSE _n	Analog current sense pin, delivers a current proportional to the load current.
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin.

Figure 2. Configuration diagram (top view)





Table 2. Suggested connections for unused and not connected pins

Connection / pin	Current sense	N.C.	Output	Input	CS_DIS
Floating	Not allowed	X	X	X	X
To ground	Through 1 kΩ resistor	X	Through 22 kΩ resistor	Through 10 kΩ resistor	Through 10 kΩ resistor

2 Electrical specifications

Figure 3. Current and voltage conventions



Note: $V_{Fn} = V_{OUTn} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the ratings listed in the “Absolute maximum ratings” tables may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions reported in this section for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	41	V
-V _{CC}	Reverse DC supply voltage	0.3	V
-I _{GND}	DC reverse ground pin current	200	mA
I _{OUT}	DC output current	Internally limited	A
-I _{OUT}	Reverse DC output current	20	A
I _{IN}	DC input current	-1 to 10	mA
I _{CS}	DC current sense disable input current	-1 to 10	mA
-I _{CSENSE}	DC reverse CS pin current	200	mA
V _{CSENSE}	Current sense maximum voltage	V _{CC} - 41 to +V _{CC}	V
E _{MAX}	Maximum switching energy (single pulse) (L= 3mH; R _L =0Ω; V _{bat} =13.5V; T _{jstart} =150°C; I _{OUT} = I _{limL} (Typ.))	104	mJ

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
V_{ESD}	Electrostatic discharge (Human Body Model: R=1.5KΩ; C=100pF)		
	- INPUT	4000	V
	- CURRENT SENSE	2000	V
	- CS_DIS	4000	V
	- OUTPUT	5000	V
	- V_{CC}	5000	V
V_{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T_j	Junction operating temperature	-40 to 150	°C
T_{stg}	Storage temperature	-55 to 150	°C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Max. value	Unit
$R_{thj-case}$	Thermal resistance junction-case (with one channel ON)	2.8	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient	See Figure 33	°C/W

2.3 Electrical characteristics

Values specified in this section are for $8V < V_{CC} < 28V$, $-40^{\circ}C < T_j < 150^{\circ}C$, unless otherwise stated.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{CC}	Operating supply voltage		4.5	13	28	V
V_{USD}	Undervoltage shutdown			3.5	4.5	V
$V_{USDhyst}$	Undervoltage shutdown hysteresis			0.5		V
R_{ON}	On-state resistance ⁽¹⁾	$I_{OUT}=2A; T_j=25^{\circ}C$ $I_{OUT}=2A; T_j=150^{\circ}C$ $I_{OUT}=2A; V_{CC}=5V; T_j=25^{\circ}C$			50 100 65	$m\Omega$ $m\Omega$ $m\Omega$
V_{clamp}	Clamp voltage	$I_S=20\text{ mA}$	41	46	52	V
I_S	Supply current	Off-state; $V_{CC}=13V; T_j=25^{\circ}C$ $V_{IN}=V_{OUT}=V_{SENSE}=V_{CSD}=0V$ On-state; $V_{CC}=13V; V_{IN}=5V$ $I_{OUT}=0A$		2 ⁽²⁾ 8	5 ⁽²⁾ 14	μA mA
$I_{L(off)}$	Off-state output current ⁽¹⁾	$V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=25^{\circ}C$ $V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=125^{\circ}C$	0 0	0.01	3 5	μA
V_F	Output - V_{CC} diode voltage ⁽¹⁾	$-I_{OUT}=2A; T_j=150^{\circ}C$			0.7	V

1. For each channel.
2. PowerMOS leakage included.

Table 6. Switching ($V_{CC}=13V; T_j=25^{\circ}C$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$R_L=6.5\Omega$ (see Figure 5)		20		μs
$t_{d(off)}$	Turn-off delay time	$R_L=6.5\Omega$ (see Figure 5)		35		μs
$(dV_{OUT}/dt)_{on}$	Turn-on voltage slope	$R_L=6.5\Omega$		See Figure 23		$V/\mu s$
$(dV_{OUT}/dt)_{off}$	Turn-off voltage slope	$R_L=6.5\Omega$		See Figure 25		$V/\mu s$
W_{ON}	Switching energy losses during t_{won}	$R_L=6.5\Omega$ (see Figure 5)		0.15		mJ
W_{OFF}	Switching energy losses during t_{woff}	$R_L=6.5\Omega$ (see Figure 5)		0.25		mJ

Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{IL}	Input low level voltage				0.9	V
I_{IL}	Low level input current	$V_{IN}= 0.9V$	1			μA
V_{IH}	Input high level voltage		2.1			V
I_{IH}	High level input current	$V_{IN}= 2.1V$			10	μA
$V_{I(hyst)}$	Input hysteresis voltage		0.25			V
V_{ICL}	Input clamp voltage	$I_{IN}= 1mA$ $I_{IN}= -1mA$	5.5	-0.7	7	V V
V_{CSDL}	CS_DIS low level voltage				0.9	V
I_{CSDL}	Low level CS_DIS current	$V_{CSD}= 0.9V$	1			μA
V_{CSDH}	CS_DIS high level voltage		2.1			V
I_{CSDH}	High level CS_DIS current	$V_{CSD}= 2.1V$			10	μA
$V_{CSD(hyst)}$	CS_DIS hysteresis voltage		0.25			V
V_{CSCL}	CS_DIS clamp voltage	$I_{CSD}= 1mA$ $I_{CSD}= -1mA$	5.5	-0.7	7	V V

Table 8. Protections and diagnostics (1)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{limH}	DC short circuit current	$V_{CC}=13V$ $5V < V_{CC} < 28V$	19	27	38	A A
I_{limL}	Short circuit current during thermal cycling	$V_{CC}= 13V$; $T_R < T_j < T_{TSD}$		7		A
T_{TSD}	Shutdown temperature		150	175	200	°C
T_R	Reset temperature		$T_{RS} + 1$	$T_{RS} + 5$		°C
T_{RS}	Thermal reset of STATUS		135			°C
T_{HYST}	Thermal hysteresis ($T_{TSD}-T_R$)			7		°C
V_{DEMAG}	Turn-off output voltage clamp	$I_{OUT}= 2A$; $V_{IN}= 0$; $L= 6mH$	$V_{CC}-41$	$V_{CC}-46$	$V_{CC}-52$	V
V_{ON}	Output voltage drop limitation	$I_{OUT}= 0.1A$; $T_j= -40^{\circ}C...150^{\circ}C$ (see <i>Figure 6</i>)		25		mV

1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 9. Current sense ($8V < V_{CC} < 18V$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
K_0	I_{OUT}/I_{SENSE}	$I_{OUT} = 0.05A;$ $V_{SENSE}=0.5V; V_{CSD}=0V;$ $T_j = -40^{\circ}C...150^{\circ}C$	1050	2110	3170	
K_1	I_{OUT}/I_{SENSE}	$I_{OUT}=1A;$ $V_{SENSE}= 4V; V_{CSD}=0V;$ $T_j = -40^{\circ}C...150^{\circ}C$ $T_j = 25^{\circ}C...150^{\circ}C$	1510 1510	1890 1890	2650 2270	
$dK_1/K_1^{(1)}$	Current sense ratio drift	$I_{OUT}=1A; V_{SENSE}= 4V;$ $V_{CSD}=0V;$ $T_j=-40^{\circ}C \text{ to } 150^{\circ}C$	-13		13	%
K_2	I_{OUT}/I_{SENSE}	$I_{OUT}=2A;$ $V_{SENSE}= 4V; V_{CSD}=0V;$ $T_j = -40^{\circ}C...150^{\circ}C$ $T_j = 25^{\circ}C...150^{\circ}C$	1600 1600	1800 1800	2230 2000	
$dK_2/K_2^{(1)}$	Current sense ratio drift	$I_{OUT}=2A; V_{SENSE}= 4V;$ $V_{CSD}= 0V;$ $T_j=-40^{\circ}C \text{ to } 150^{\circ}C$	-8		8	%
K_3	I_{OUT}/I_{SENSE}	$I_{OUT}=4A;$ $V_{SENSE}= 4V; V_{CSD}= 0V;$ $T_j = -40^{\circ}C...150^{\circ}C$ $T_j = 25^{\circ}C...150^{\circ}C$	1620 1620	1770 1770	1990 1920	
$dK_3/K_3^{(1)}$	Current sense ratio drift	$I_{OUT}= 4A; V_{SENSE}= 4V;$ $V_{CSD}= 0V;$ $T_j=-40^{\circ}C \text{ to } 150^{\circ}C$	-6		6	%
I_{SENSE0}	Analog sense leakage current	$I_{OUT} = 0A; V_{SENSE}=0V;$ $V_{CSD} = 5V; V_{IN}=0V; T_j = -40^{\circ}C...150^{\circ}C$ $V_{CSD} = 0V; V_{IN}=5V; T_j = -40^{\circ}C...150^{\circ}C$	0		1	μA
		$I_{OUT} = 2A; V_{SENSE}=0V;$ $V_{CSD} = 5V; V_{IN}=5V; T_j = -40^{\circ}C...150^{\circ}C$	0		2	μA
I_{OL}	Open load on-state current detection threshold	$V_{IN} = 5V, 8V < V_{CC} < 18V$ $I_{SENSE}= 5 \mu A$	4		20	mA
V_{SENSE}	Max analog sense output voltage	$I_{OUT}= 4A; V_{CSD}= 0V$	5			V
V_{SENSEH}	Analog sense output voltage in fault condition ⁽²⁾	$V_{CC}= 13V; R_{SENSE}= 10K\Omega$		8		V
I_{SENSEH}	Analog sense output current in fault condition ⁽²⁾	$V_{CC}= 13V; V_{SENSE}= 5V$		9		mA

Table 9. Current sense (8V<V_{CC}<18V) (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t _{DSENSE1H}	Delay response time from falling edge of CS_DIS pin	V _{SENSE} <4V, 0.5A<I _{out} <4A I _{SENSE} = 90% of I _{SENSE} max (see <i>Figure 4</i>)		40	100	μs
t _{DSENSE1L}	Delay response time from rising edge of CS_DIS pin	V _{SENSE} <4V, 0.5A<I _{out} <4A I _{SENSE} = 10% of I _{SENSE} max (see <i>Figure 4</i>)		5	20	μs
t _{DSENSE2H}	Delay response time from rising edge of INPUT pin	V _{SENSE} <4V, 0.5A<I _{out} <4A I _{SENSE} = 90% of I _{SENSE} max (see <i>Figure 4</i>)		80	250	μs
Δt _{DSENSE2H}	Delay response time between rising edge of output current and rising edge of current sense	V _{SENSE} < 4V, I _{SENSE} = 90% of I _{SENSEMAX} , I _{OUT} = 90% of I _{OUTMAX} I _{OUTMAX} =2A (see <i>Figure 7</i>)			60	μs
t _{DSENSE2L}	Delay response time from falling edge of INPUT pin	V _{SENSE} <4V, 0.5A<I _{out} <4A I _{SENSE} = 10% of I _{SENSE} max (see <i>Figure 4</i>)		80	250	μs

1. Parameter guaranteed by design; it is not tested.
2. Fault condition includes: power limitation and overtemperature.




Figure 4. Current sense delay characteristics**Figure 5. Switching characteristics****Figure 6. Output voltage drop limitation**

Figure 7. Delay response time between rising edge of output current and rising edge of current sense (CS enabled)






Figure 8. I_{OUT}/I_{SENSE} vs I_{OUT} **Figure 9.** Maximum current sense ratio drift vs load current

Note: Parameter guaranteed by design; it is not tested.

Table 10. Truth table

Conditions	Input	Output	Sense ($V_{CSD}=0V$) ⁽¹⁾
Normal operation	L	L	0
	H	H	Nominal
Overtemperature	L	L	0
	H	L	V_{SENSEH}
Undervoltage	L	L	0
	H	L	0
Overload	H	X (no power limitation)	Nominal
		Cycling (power limitation)	V_{SENSEH}
Short circuit to GND (power limitation)	L	L	0
	H	L	V_{SENSEH}
Negative output voltage clamp	L	L	0

1. If the V_{CSD} is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

Table 11. Electrical transient requirements (part 1/3)

ISO 7637-2: 2004(E) Test pulse	Test levels ⁽¹⁾		Number of pulses or test times	Burst cycle/pulse repetition time		Delays and impedance
	III	IV		Min.	Max.	
1	-75V	-100V	5000 pulses	0.5s	5s	2 ms, 10Ω
2a	+37V	+50V	5000 pulses	0.2s	5s	50μs, 2Ω
3a	-100V	-150V	1h	90ms	100ms	0.1μs, 50Ω
3b	+75V	+100V	1h	90ms	100ms	0.1μs, 50Ω
4	-6V	-7V	1 pulse			100ms, 0.01Ω
5b ⁽²⁾	+65V	+87V	1 pulse			400ms, 2Ω

1. The above test levels must be considered referred to $V_{CC} = 13.5V$ except for pulse 5b.

2. Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 12. Electrical transient requirements (part 2/3)

ISO 7637-2: 2004E Test pulse	Test level results	
	III	VI
1	C	C
2a	C	C
3a	C	C
3b	C	C
4	C	C
5b ⁽¹⁾	C	C

1. Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 13. Electrical transient requirements (part 3/3)

Class	Contents
C	All functions of the device performed as designed after exposure to disturbance.
E	One or more functions of the device did not perform as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

2.4 Waveforms

Figure 10. Normal operation




Figure 11. Overload or Short to GND






Figure 12. Intermittent overload**Figure 13. T_J evolution in overload or short to GND**

2.5 Electrical characteristics curves

Figure 14. Off-state output current




Figure 15. High level input current




Figure 16. Input clamp voltage




Figure 17. Input low level




Figure 18. Input high level




Figure 19. Input hysteresis voltage














Figure 20. On-state resistance vs T_{case} **Figure 21. On-state resistance vs V_{CC}** **Figure 22. Undervoltage shutdown****Figure 23. Turn-on voltage slope****Figure 24. I_{LIMH} vs T_{case}** **Figure 25. Turn-off voltage slope**

Figure 26. CS_DIS high level voltage**Figure 27. CS_DIS clamp voltage****Figure 28. CS_DIS low level voltage**

3 Application information

Figure 29. Application schematic



Note: Channel 2, 3, 4 have the same internal circuit as channel 1.

3.1 GND protection network against reverse battery

This section provides two solutions for implementing a ground protection network against reverse battery.

3.1.1 Solution 1: resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

1. $R_{GND} \leq 600\text{mV} / (I_{S(on)\max})$.
2. $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power Dissipation in R_{GND} (when $V_{CC}<0$: during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)\max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} will produce a shift ($I_{S(on)\max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

3.1.2 Solution 2: diode (D_{GND}) in the ground line

A resistor ($R_{GND}=1k\Omega$) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift ($\approx 600mV$) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

3.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the MCU I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of MCU and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of MCU I/Os.

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For $V_{CCpeak} = -100V$ and $I_{latchup} \geq 20mA$; $V_{OH\mu C} \geq 4.5V$

$$5k\Omega \leq R_{prot} \leq 180k\Omega$$

Recommended values: $R_{prot} = 10k\Omega$, $C_{EXT} = 10nF$.


3.4 Current sense and diagnostic

The current sense pin performs a double function (see [Figure 30: Current sense and diagnostic](#)):

- ? **Current mirror of the load current in normal operation**, delivering a current proportional to the load one according to a know ratio K_X .
The current I_{SENSE} can be easily converted to a voltage V_{SENSE} by means of an external resistor R_{SENSE} . Linearity between I_{OUT} and V_{SENSE} is ensured up to 5V minimum (see parameter V_{SENSE} in [Table 9: Current sense \(8V < \$V_{CC}\$ < 18V\)](#)). The current sense accuracy depends on the output current (refer to current sense electrical characteristics [Table 9: Current sense \(8V < \$V_{CC}\$ < 18V\)](#)).
- ? **Diagnostic flag in fault conditions**, delivering a fixed voltage V_{SENSEH} up to a maximum current I_{SENSEH} in case of the following fault conditions (refer to [Table 10: Truth table](#)):
 - Power limitation activation
 - Overtemperature


A logic level high on CS_DIS pin sets at the same time all the current sense pins of the device in a high impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.

Figure 30. Current sense and diagnostic



3.5 Maximum demagnetization energy ($V_{CC} = 13.5V$)

Figure 31. Maximum turn-off current versus inductance (for each channel)




Note: Values are generated with $R_L = 0\Omega$

In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

4 Package and PC board thermal data

4.1 PowerSSO-24 thermal data

Figure 32. PowerSSO-24 PC board



Note:

Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70 μ m (front and back side), Copper areas: from minimum pad lay-out to 8cm²).

Figure 33. $R_{thj-amb}$ vs. PCB copper area in open box free air condition (one channel ON)






Figure 34. PowerSSO-24 thermal impedance junction ambient single pulse (one channel ON)

Figure 35. Thermal fitting model of a double channel HSD in PowerSSO-24⁽¹⁾

1. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Equation 1: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_p / T$

Table 14. Thermal parameters

Area/island (cm ²)	Footprint	2	8
R1=R7=R9=R11 (°C/W)	0.4		
R2=R8=R10=R12 (°C/W)	2		
R3 (°C/W)	6		
R4 (°C/W)	7.7		
R5 (°C/W)	9	9	8
R6 (°C/W)	28	17	10
C1=C7=C9=C11 (W.s/°C)	0.001		
C2=C8=C10=C12 (W.s/°C)	0.0022		
C3 (W.s/°C)	0.025		
C4 (W.s/°C)	0.75		
C5 (W.s/°C)	1	4	9
C6 (W.s/°C)	2.2	5	17

5 Package and packing information

5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.

ECOPACK® is an ST trademark.

5.2 PowerSSO-24 mechanical data

Figure 36. PowerSSO-24 package dimensions




Table 15. PowerSSO-24 mechanical data⁽¹⁾ (2)

Symbol	Millimeters		
	Min.	Typ.	Max.
A			2.50
A2	2.15		2.40
a1	0		0.10
b	0.33		0.51
c	0.23		0.32
D ⁽³⁾	10.10		10.50
E ⁽³⁾	7.40		7.60
e		0.8	
e3		8.8	
F		2.3	
G			0.1
G1			0.06
H	10.1		10.5
h			0.4
k		5°	
L	0.6		1
O		1.2	
Q		0.8	
S		2.9	
T		3.65	
U		1	
N			10°
X	4.1		4.7
Y	6.5 4.9 ⁽⁴⁾		7.1 5.5 ⁽⁴⁾

1. No intrusion allowed inwards the leads.
2. Flash or bleeds on exposed die pad shall not exceed 0.4 mm per side
3. "D and E" do not include mold flash or protusions.
Mold flash or protusions shall not exceed 0.15 mm.
4. Variations for small window leadframe option.

5.3 Packing information

Figure 37. PowerSSO-24 tube shipment (no suffix)





Figure 38. PowerSSO-24 tape and reel shipment (suffix "TR")



6 Order codes

Table 16. Device summary

Package	Order codes	
	Tube	Tape and reel
PowerSSO-24	VNZ5E050MK-E	VNZ5E050MKTR-E

7 Revision history

Table 17. Document revision history

Date	Revision	Changes
07-Oct-2009	1	Initial release.
19-Sep-2013	2	Updated Disclaimer.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com