Contents

1	Block	k diagram and pin description	5
2	Elect	rical specifications	7
	2.1	Absolute maximum ratings	7
	2.2	Thermal data	8
	2.3	Electrical characteristics	9
	2.4	Waveforms	8
	2.5	Electrical characteristics curves 2	2
3	Appli	cation information	5
	3.1	Load dump protection 2	5
	3.2	MCU I/Os protection	5
	3.3	Current sense and diagnostic 2	6
		3.3.1 Short to VCC and off-state open-load detection	7
	3.4	Maximum demagnetization energy ($V_{CC} = 13.5 \text{ V}$)	9
4	Pack	age and PCB thermal data	0
	4.1	PowerSSO-36 thermal data 3	0
5	Pack	age information	4
	5.1	ECOPACK [®] package	4
	5.2	PowerSSO-36 mechanical data 3	5
	5.3	Packing information	7
6	Orde	r codes	8
7	Revis	sion history	9



List of tables

Table 1.	Pin function
Table 2.	Suggested connections for unused and not connected pins
Table 3.	Absolute maximum ratings
Table 4.	Thermal data
Table 5.	Power section
Table 6.	Switching (VCC = 13V; Tj = 25°C)
Table 7.	Current sense (8V <v<sub>CC<18V)</v<sub>
Table 8.	Open-load detection (8V <v<sub>CC<18V)</v<sub>
Table 9.	Protections
Table 10.	Logic input
Table 11.	Truth table
Table 12.	Electrical transient requirements (part 1) 17
Table 13.	Electrical transient requirements (part 2) 17
Table 14.	Electrical transient requirements (part 3) 17
Table 15.	Thermal parameter
Table 16.	PowerSSO-36 mechanical data
Table 17.	Device summary
Table 18.	Document revision history



List of figures

Figure 1.	Block diagram	
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Current and voltage conventions	7
Figure 4.	Current sense delay characteristics	. 13
Figure 5.	Open-load off-state delay timing	. 13
Figure 6.	IOUT/ISENSE vs IOUT	. 14
Figure 7.	Maximum current sense ratio drift vs load current	. 14
Figure 8.	Switching characteristics	
Figure 9.	Delay response time between rising edge of ouput current and rising edge of current ser	nse
	(CS enabled)	. 16
Figure 10.	Output voltage drop limitation	. 16
Figure 11.	Normal operation	
Figure 12.	Overload or short to GND	. 18
Figure 13.	Intermittent overload	
Figure 14.	Off-state open-load with external circuitry	. 20
Figure 15.	Short to V _{CC}	
Figure 16.	T _J evolution in overload or short to GND	. 21
Figure 17.	Off-state output current	. 22
Figure 18.	High level input current	
Figure 19.	Input clamp voltage	. 22
Figure 20.	Input high level voltage	. 22
Figure 21.	Input low level voltage	. 22
Figure 22.	Input hysteresis voltage	. 22
Figure 23.	On-state resistance vs T _{case}	
Figure 24.	On-state resistance vs V _{CC}	. 22
Figure 25.	Undervoltage shutdown	. 23
Figure 26.	I _{LIMH} vs T _{case}	
Figure 27.	Turn-on voltage slope	
Figure 28.	Turn-off voltage slope	. 23
Figure 29.	CS_DIS clamp voltage	
Figure 30.	Low level CS_DIS voltage	
Figure 31.	High level CS_DIS voltage	
Figure 32.	Application schematic	
Figure 33.	Current sense and diagnostic	
Figure 34.	Maximum turn-off current versus inductance ⁽¹⁾	
Figure 35.	PowerSSO-36 PC board	
Figure 36.	Rthj-amb vs PCB copper area in open box free air condition (one channel ON)	
Figure 37.	PowerSSO-36 Thermal impedance junction ambient single pulse (one channel ON)	. 31
Figure 38.	Thermal fitting model of a double channel HSD in PowerSSO-36 ⁽¹⁾	. 32
Figure 39.	PowerSSO-36 package dimensions	
Figure 40.	PowerSSO-36 tube shipment (no suffix)	
Figure 41.	PowerSSO-36 tape and reel shipment (suffix "TR")	. 37



1

Block diagram and pin description




Figure 1. Block diagram

Table 1. Pin function

Name	Function	
V _{CC}	Battery connection	
OUT _{1,2}	Power output	
GND	Ground connection	
IN _{1,2}	Voltage controlled input pin with hysteresis, CMOS compatible; controls output switch state	
CS _{1,2}	Analog current sense pin delivers a current proportional to the load current	
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin	







Figure 2. Configuration diagram (top view)

Table 2. Suggested connections for unused and not connected pins
--

Connection / pin	Current sense	Not connected	Output	Input	CS_DIS
Floating	Not allowed	Х	Х	Х	Х
To ground	Through 1 KΩ resistor	Х	Not allowed	Through 10 KΩ resistor	Through 10 KΩ resistor



2 Electrical specifications





2.1 Absolute maximum ratings

Applying stress which exceeds the ratings listed in the *Table 3* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in this section for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	28	V
V _{CCPK}	Transient supply voltage (T<400 ms, $R_{LOAD} > 0.5 \Omega$)	41	V
-V _{CC}	Reverse DC supply voltage	16	V
V _{CC_LSC}	Maximum supply voltage for full protection to short-circuit (acc. AEC-Q100-012)	18	V
- I _{GND}	DC reverse ground pin current	200	mA
I _{OUT}	DC output current	Internally limited	А
- I _{OUT}	Reverse DC output current	50	А
I _{IN}	DC input current	-1 to 10	mA
I _{CSD}	DC current sense disable input current	-1 to 10	mA
-I _{CSENSE}	DC Reverse CS pin current	200	mA
V _{CSENSE}	Current sense maximum voltage	V _{CC} -41 +V _{CC}	V V

Table 3. Absolute maximum ratings



Symbol	Parameter	Value	Unit
E _{MAX}	Maximum switching energy (single pulse) (L = 0.47 mH; R _L = 0 Ω ; V _{bat} = 13.5 V; T _{jstart} = 150 °C; I _{OUT} = I _{limL} (Typ.))	110	mJ
V _{ESD}	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF) – V _{CC} , OUTPUT – INPUT, CS_DIS – CURRENT SENSE	5000 4000 2000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
Тj	Junction operating temperature	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Maximum value	Unit
R _{thj-case}	Thermal resistance junction-case (With one channel ON)	2	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	See <i>Figure 36</i> in the thermal section	°C/W



2.3 Electrical characteristics

 $8V{<}V_{CC}{<}28V;$ -40°C< T_{j} <150°C, unless otherwise specified

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4.5	13	28	V
V _{USD}	Undervoltage shutdown			3.5	4.5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.5		V
		I _{OUT} =5A; T _j =25°C		11	16	
R _{ON}	On-state resistance	I _{OUT} =5A; T _j =150°C			24	mΩ
		I _{OUT} =5A; V _{CC} =5V; T _j =25°C			16	mΩ
R _{ON REV}	Reverse battery on-state resistance	V _{CC} =-13V; I _{OUT} =-5A; T _j =25°C			12	mΩ
V _{clamp}	Clamp voltage	I _S =20 mA	41	46	52	V
		Off-state; V _{CC} =13V; T _j =25°C;				
I _S	Supply current	V _{IN} =V _{OUT} =V _{SENSE} =V _{CSD} =0 V		2 (1)	5 ⁽¹⁾	μA
		On-state; V _{CC} =13V; V _{IN} =5V; I _{OUT} =0A		3.5	6.5	mA
I _{L(off)}	Off-state output current ⁽²⁾	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =25°C	0	0.01	3	
	Off-state output current (/	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =125°C	0		5	μA

Table 5. Power sectio

1. PowerMOS leakage included

2. For each channel

Table 6. Switching ($V_{CC} = 13V$; $T_i = 25^{\circ}C$)

		,				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	R _L =2.6Ω (see <i>Figure 8</i>)	-	30	-	μs
t _{d(off)}	Turn-off delay time	R _L =2.6Ω (see <i>Figure 8</i>)	-	20	-	μs
(dV _{OUT} /dt) on	Turn-on voltage slope	R _L =2.6Ω	-	See <i>Figure 28</i>	-	V/µs
(dV _{OUT} /dt) _{off}	Turn-off voltage slope	R _L =2.6Ω	-	See <i>Figure</i> 29	-	V/µs
W _{ON}	Switching energy losses during t _{WON}	R _L =2.6Ω (see <i>Figure 8</i>)	-	1	-	mJ
W _{OFF}	Switching energy losses during t _{WOFF}	R _L =2.6Ω (see <i>Figure 8</i>)	-	0.5	-	mJ



Table 7. Current sense (8V <v<sub>CC<18V)</v<sub>						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
K ₀	I _{OUT} /I _{SENSE}	I _{OUT} =0.25A; V _{SENSE} =0.5V T _j = -40°C150°C	2615	5130	7770	
K ₁	I _{OUT} /I _{SENSE}	I _{OUT} =5A; V _{SENSE} =0.5V T _j =-40°C150°C 415 T _j =25°C150°C 453		5330 5330	6650 6130	
dK ₁ /K ₁ ⁽¹⁾	Current sense ratio drift	I _{OUT} =5A; V _{SENSE} = 0.5V; V _{CSD} =0V; T _J = -40 °C to 150 °C	-8		8	%
К ₂	I _{OUT} /I _{SENSE}	I _{OUT} =10A; V _{SENSE} =4V T _j =-40°C150°C T _j =25°C150°C	4705 4865	5290 5290	5950 5715	
dK ₂ /K ₂ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 10 A; V _{SENSE} = 4 V; V _{CSD} =0V; T _J = -40 °C to 150 °C	-5		5	%
K ₃	I _{OUT} /I _{SENSE}	I _{OUT} =25A; V _{SENSE} =4V T _j =-40°C150°C T _j =25°C150°C	4935 4985	5250 5250	5565 5515	
dK ₃ /K ₃ ⁽¹⁾	Current sense ratio drift	I _{OUT} = 25 A; V _{SENSE} = 4 V; V _{CSD} = 0V; T _J = -40 °C to 150 °C	-4		4	%
I _{SENSE0}	Analog sense leakage current	I _{OUT} =0A; V _{SENSE} =0V; V _{CSD} =5V; V _{IN} =0V; T _j =-40°C150°C V _{CSD} =0V; V _{IN} =5V; T _j =-40°C150°C I _{OUT} =5A; V _{SENSE} =0V;	0 0 0		1 2 1	μΑ μΑ μΑ
V _{SENSE}	Max analog sense output voltage	V _{CSD} =V _{IN} =5V; I _{OUT} =15A; V _{CSD} =0V	5			V
V _{SENSEH}	Analog sense output voltage in overtemperature condition	V _{CC} =13V; R _{SENSE} =10KΩ		8		V
I _{SENSEH}	Analog sense output current in overtemperature condition	V _{CC} =13V; V _{SENSE} =5V		9		mA
t _{DSENSE1H}	Delay response time from falling edge of CS_DIS pin	V _{SENSE} <4V, 1.5A <lout<25a I_{SENSE}=90% of I_{SENSE max} (see fig <i>Figure 4</i>)</lout<25a 		50	100	μs

Table 7. Current sense (8V<V_{CC}<18V)



Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
t _{DSENSE1L}	Delay Response time from rising edge of CS_DIS pin	V _{SENSE} <4V, 1.5A <lout<25a I_{SENSE}=10% of I_{SENSE max} (see fig <i>Figure 4</i>)</lout<25a 		5	20	μs
t _{DSENSE2H}	Delay Response time from rising edge of INPUT pin	V _{SENSE} <4V, 1.5A <lout<25a I_{SENSE}=90% of I_{SENSE max} (see fig <i>Figure 4</i>)</lout<25a 		70	300	μs
∆t _{DSENSE2H}	Delay response time between rising edge of output current and rising edge of current sense	V _{SENSE} < 4V, I _{SENSE} = 90% of I _{SENSEMAX,} I _{OUT} = 90% of I _{OUTMAX} I _{OUTMAX} = 5A (see <i>Figure 9</i>)			300	μs
t _{DSENSE2L}	Delay Response time from falling edge of INPUT pin	V _{SENSE} <4V, 1.5A <lout<25a I_{SENSE}=10% of I_{SENSE max} (see fig <i>Figure 4</i>)</lout<25a 		100	250	μs

Table 7. Current sense (8V<V_{CC}<18V) (continued)

1. Parameter guaranteed by design; it is not tested.

Table 0. Open-load detection (0v <vcc<10v)< th=""></vcc<10v)<>						
Symbol	Parameter	Test conditions		Тур	Max	Unit
V _{OL}	Openload off-state voltage detection threshold	V _{IN} = 0V		-	4	V
t _{DSTKON}	Output short circuit to V_{cc} detection delay at turn-off	see Figure 5	180	-	1200	μs
I _{L(off2)r}	Off-state output current at V _{OUT} = 4 V	$V_{IN} = 0 V; V_{SENSE} = 0 V$ V_{OUT} rising from 0 V to 4 V	-120	-	90	μA
I _{L(off2)f}	Off-state output current at V _{OUT} = 2V	$V_{IN} = 0 V; V_{SENSE} = V_{SENSEH}$ V_{OUT} falling to V_{CC} to 2 V	-50	-	90	μA

Table 8. Open-load detection (8V<V_{CC}<18V)

Table 9. Protections ⁽¹⁾

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{limH}	DC Short circuit current	V _{CC} =13V 5V <v<sub>CC<18V</v<sub>	52	74	104 104	A A
I _{limL}	Short circuit current during thermal cycling	V _{CC} =13V; T _R <t<sub>j<t<sub>TSD</t<sub></t<sub>		18.5		А
T _{TSD}	Shutdown temperature		150	175	200	°C
T _R	Reset temperature		T _{RS} + 1	T _{RS} + 5		°C
T _{RS}	Thermal reset of STATUS		135			°C



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
T _{HYST}	Thermal hysteresis (T _{TSD} -T _R)			7		°C
V _{DEMAG}	Turn-off output voltage clamp	I _{OUT} =2A; V _{IN} =0; L=6mH	V _{CC} - 28	V _{CC} - 31	V _{CC} - 35	V
V _{ON}	Output voltage drop limitation	I _{OUT} =0.4A; T _j =-40°C150°C (see fig. <i>Figure 10</i>)		25		mV

Table 9. Protections ⁽¹⁾ (continued)


1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL}	Input low level voltage				0.9	V
Ι _{ΙL}	Low level input current	V _{IN} =0.9V	1			μA
V _{IH}	Input high level voltage		2.1			V
I _{IH}	High level input current	V _{IN} =2.1V			10	μA
V _{I(hyst)}	Input hysteresis voltage		0.25			V
V _{ICL}	Input clamp voltage	I _{IN} =1mA I _{IN} =-1mA	5.5	-0.7	7	V V
V _{CSDL}	CS_DIS low level voltage				0.9	V
I _{CSDL}	Low level CS_DIS current	V _{CSD} =0.9V	1			μA
V _{CSDH}	CS_DIS high level voltage		2.1			V
I _{CSDH}	High level CS_DIS current	V _{CSD} =2.1V			10	μΑ
V _{CSD(hyst})	CS_DIS hysteresis voltage		0.25			V
V _{CSCL}	CS_DIS clamp voltage	I _{CSD} =1mA I _{CSD} =-1mA	5.5	-0.7	7	V V


Table 10. Logic input




















Figure 6. I_{OUT}/I_{SENSE} vs I_{OUT}






14/40



Conditions	Input	Output	Sense(V _{CSD} =0V) ⁽¹⁾
Normal operation	L H	L H	0 Nominal
Overtemperature	L	L	0 V _{SENSEH}
Undervoltage	L H	L	0 0
Overload	н	X (no power limitation) Cycling (power limitation)	Nominal V _{SENSEH}
Short circuit to GND (Power limitation)	L H	L	0 V _{SENSEH}
Open load off-state (with external pull up)	L	н	V _{SENSEH}
Short circuit to V _{CC} (external pull up disconnected)	L H	н	V _{SENSEH} < Nominal
Negative output voltage clamp	L	L	0

Table 11. Truth table

1. If the V_{CSD} is high, the SENSE output is at a high impedance; its potential depends on leakage currents and external circuit











Figure 9. Delay response time between rising edge of ouput current and rising edge of current sense (CS enabled)








	Table 12. Electrical transient requirements (part 1)					
ISO 7637-2: 2004(E)	Test le	Test levels ⁽¹⁾		Number of Burst cycle/pulse		Delays and
Test Pulse	ш	IV	pulses or test times	repetition time		impedance
1	-75 V	-100 V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37 V	+50 V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω
3a	-100 V	-150 V	1h	90 ms	100 ms	0.1 μs, 50 Ω
3b	+75 V	+100 V	1h	90 ms	100 ms	0.1 μs, 50 Ω
4	-6 V	-7 V	1 pulse			100 ms, 0.01 Ω
5b ⁽²⁾	+65 V	+87 V	1 pulse			400 ms, 2 Ω

Table 12. Electrical transient requirements (part 1)

1. The above test levels must be considered referred to V_{CC} = 13.5 V except for pulse 5b

2. Valid in case of external load dump clamp: 40V maximum referred to ground. The protection strategy allows PowerMOS to be cyclically switched on during load dump, so distributing the load dump energy along the time and to transfer a part of it to the load.

ISO 7637-2:	Test level i	
2004(E) Test pulse		IV
1	С	С
2a	С	C
3a	С	C
3b	С	С
4	С	C
5b ^{(2) (3)}	С	С

1. The above test levels must be considered referred to V_{CC} = 13.5 V except for pulse 5b


 Valid in case of external load dump clamp: 40V maximum referred to ground. The protection strategy allows PowerMOS to be cyclically switched on during load dump, so distributing the load dump energy along the time and to transfer a part of it to the load.


3. Suppressed load dump (pulse 5b) is withstood with a minimum load connected as specified in *Table 3: Absolute maximum ratings*

Class	Contents
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.




2.4 Waveforms





18/40












Figure 14. Off-state open-load with external circuitry

20/40









Figure 15. Short to V_{CC}








2.5 Electrical characteristics curves



22/40





57


Figure 30. Low level CS_DIS voltage

75

Tc [°C]


100 125 150 175

Figure 29. CS_DIS clamp voltage





3 Application information





Note: Channel 2 has the same internal circuit as channel 1.

3.1 Load dump protection

 D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the V_{CCPK} max rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

3.2 MCU I/Os protection

When negative transients are present on the V_{CC} line, the control pin is pulled negative to approximately -1.5 V. ST suggests to insert a resistor (R_{prot}) in line to prevent the microcontroller I/Os pins from latching-up.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation 1

$$v_{ccpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C} - V_{IH})/I_{IHmax}$$

Calculation example:

For V_{CCpeak} = - 1.5 V; $I_{latchup} \ge 20 \text{ mA}$; $V_{OH\mu C} \ge 4.5 \text{ V}$

 $75 \ \Omega \le R_{prot} \le 240 \ k\Omega.$



Recommended values: $R_{prot} = 10 \text{ k}\Omega$, $C_{EXT} = 10 \text{ nF}$.

3.3 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 33: Current sense and diagnostic*):

- **Current mirror of the load current in normal operation**, delivering a current proportional to the load one according to a know ratio K_X . The current I_{SENSE} can be easily converted to a voltage V_{SENSE} by means of an external resistor R_{SENSE} . Linearity between I_{OUT} and V_{SENSE} is ensured up to 5 V minimum (see parameter V_{SENSE} in *Table 7: Current sense (8V<V_{CC}<18V)*). The current sense accuracy depends on the output current (refer to current sense electrical characteristics *Table 7: Current sense (8V<V_{CC}<18V)*).
- Diagnostic flag in fault conditions, delivering a fixed voltage V_{SENSEH} up to a maximum current I_{SENSEH} in case of the following fault conditions (refer to *Table 11: Truth table*):
 - Power limitation activation
 - Overtemperature
 - Short to V_{CC} in off-state
 - Open load in off-state with additional external components.

A logic level high on CS_DIS pin sets at the same time all the current sense pins of the device in a high-impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.






Figure 33. Current sense and diagnostic

3.3.1 Short to V_{CC} and off-state open-load detection

Short to V_{CC}

A short-circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device OFF-state. Small or no current is delivered by the current sense during the ON-state depending on the nature of the short-circuit.

Off-state open-load with external circuitry

Detection of an open load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU} .

It is preferable V_{PU} to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

An external pull-down resistor R_{PD} connected between output and GND is mandatory to avoid misdetection in case of floating outputs in off-state (see *Figure 33: Current sense and diagnostic*).

 R_{PD} must be selected in order to ensure $V_{OUT} < V_{OLmin}$ unless pulled-up by the external circuitry:



Equation 2

$$v_{out}|_{Pull-up_off} = R_{PD} \cdot I_{L(off2)f} < V_{OLmin} = 2V$$

 $R_{PD}\,{\leq}\,22~k\Omega$ is recommended.

For proper open load detection in off-state, the external pull-up resistor must be selected according to the following formula:

Equation 3

$$V_{\text{OUT}}\big|_{\text{Pull-up_ON}} = \frac{\left(R_{\text{PD}} \cdot V_{\text{PU}}\right) - \left(R_{\text{PU}} \cdot R_{\text{PD}} \cdot I_{\text{L(off2)r}}\right)}{\left(R_{\text{PU}} + R_{\text{PD}}\right)} > V_{\text{OLmax}} = 4 \text{ V}$$

For the values of V_{OLmin} , V_{OLmax} , $I_{L(off2)r}$ and $I_{L(off2)f}$ (see *Table 8: Open-load detection* (8V< V_{CC} <18V)).



3.4 Maximum demagnetization energy (V_{CC} = 13.5 V)




Figure 34. Maximum turn-off current versus inductance⁽¹⁾


1. Values are generated with $R_L = 0 \Omega$.

In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.



4 Package and PCB thermal data

4.1 PowerSSO-36 thermal data



Note:

Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 129mm x 60mm, PCB thickness=1.6mm, Cu thickness=70 μ m (front and back side), Copper areas: from minimum pad lay-out to 8cm²).





Figure 36. R_{thj-amb} vs PCB copper area in open box free air condition (one channel ON)





Figure 37. PowerSSO-36 Thermal impedance junction ambient single pulse (one channel ON)








Figure 38. Thermal fitting model of a double channel HSD in PowerSSO-36⁽¹⁾

1. The fitting model is a semplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered

Equation 4: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where:

Equation 5

 $\delta = t_p / T$

Area/island (cm ²)	Footprint	2	8
R1 (°C/W)	0.1		
R2 (°C/W)	0.3		
R3 (°C/W)	5		
R4 (°C/W)	8		
R5 (°C/W)	18	10	10
R6 (°C/W)	27	23	14
R7 (°C/W)	0.1		
R8 (°C/W)	0.3		
C1 (W.s/°C)	0.0025		
C2 (W.s/°C)	0.005		
C3 (W.s/°C)	0.04		
C4 (W.s/°C)	0.5		
C5 (W.s/°C)	1	2	2
C6 (W.s/°C)	3	6	9

Table	15.	Thermal	parameter
Iable	1	THEIMAI	parameter



Area/island (cm ²) Footprint 2 8			
C7 (W.s/°C)	0.0025	-	0
C8 (W.s/°C)	0.005		

Table 15. Thermal parameter (continued)



5 Package information


5.1 ECOPACK[®] package


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

34/40



5.2 PowerSSO-36 mechanical data







Symbol	millimeters			
	Min	Тур	Мах	
А	2.15	-	2.47	
A2	2.15	-	2.40	
a1	0	-	0.075	
b	0.18	-	0.36	
С	0.23	-	0.32	
D	10.10	-	10.50	
E	7.4	-	7.6	
е	-	0.5	-	
e3	-	8.5	-	
G	-	-	0.1	
G1	-	-	0.06	
Н	10.1	-	10.5	
h	-	-	0.4	
L	0.55	-	0.85	
Ν	-	-	10 deg	
Х	4.1	-	4.7	
Y	6.5	-	7.1	

Table 16. PowerSSO-36 mechanical data

36/40



5.3 Packing information






Figure 40. PowerSSO-36 tube shipment (no suffix)







6 Order codes

Table	17.	Device	summary
-------	-----	--------	---------

package	Order codes	
ματκαθε	Tube	Tape and reel
PowerSSO-36	VND5E012AY-E	VND5E012AYTR-E



7 Revision history

Date	Revision	Changes
05-Jun-2007	1	Initial release.
21-Oct-2009	2	 Updated Figure 3: Current and voltage conventions. Updated following tables: Table 3: Absolute maximum ratings Table 4: Thermal data Table 5: Power section Table 6: Switching (VCC = 13V; Tj = 25°C) Table 7: Current sense (8V<v<sub>CC<18V)</v<sub> Table 8: Open-load detection (8V<v<sub>CC<18V)</v<sub> Added following figures: Figure 7: Maximum current sense ratio drift vs load current Figure 8: Switching characteristics Figure 9: Delay response time between rising edge of ouput current and rising edge of current sense (CS enabled) Added Section 2.4: Waveforms and Section 2.5: Electrical characteristics curves. Apdated Chapter 3: Application information. Updated Section 4.1: PowerSSO-36 thermal data: Added Figure 35: PowerSSO-36 PC board, Figure 36: Rthjamb vs PCB copper area in open box free air condition (one channel ON) and Figure 37: PowerSSO-36 Thermal impedance junction ambient single pulse (one channel ON) Updated Figure 38: Thermal fitting model of a double channel HSD in PowerSSO-36⁽¹⁾ Added Section 5.1: ECOPACK[®] package.
03-Dec-2009	3	Updated Section 4.1: PowerSSO-36 thermal data
09-July-2012	4	Updated Figure 39: PowerSSO-36 package dimensions
20-Sep-2013	5	Updated Disclaimer
28-Oct-2013	6	Updated footnote 2 into the Table 12: Electrical transient requirements (part 1) and Table 13: Electrical transient requirements (part 2).



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

> ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

40/40

