
Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHAR	ACTERISTICS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = 250 \mu A$		30			V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_{\rm D}$ = 250 µA, Referenced to	o 25 °C		20		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 V, V_{GS} = 0 V$				1	μA
			T <sub>J</sub> = 55°C			10	μA
IGSSF	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V				-100	nA
ON CHARAC	CTERISTICS (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$		1	1.6	3	V
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Temp. Coefficient	$I_{\rm D}$ = 250 µA, Referenced to 25 °C			-4.5		mV /°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 13 \text{ A}$			0.0063	0.0075	Ω
			T_ =125°C		0.009	0.014	
		$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 10.5 \text{ A}$			0.0082	0.01	
I <sub>D(ON)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$		50			А
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 13 \text{ A}$			50		S
DYNAMIC C	HARACTERISTICS						<u></u>
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz			3200		pF
C <sub>oss</sub>	Output Capacitance				820		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				400		pF
SWITCHING	CHARACTERISTICS (Note 2)						
t <sub>D(on)</sub>	Turn - On Delay Time	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 1 \text{ A}$			15	27	ns
t,	Turn - On Rise Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$			15	27	ns
t <sub>D(off)</sub>	Turn - Off Delay Time				85	105	ns
t,	Turn - Off Fall Time				42	68	ns
Q <sub>g</sub>	Total Gate Charge	$V_{\rm DS} = 15 \text{ V}, \ \text{I}_{\rm D} = 13 \text{ A},$			35	50	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = 5 V$			9		nC
Q <sub>gd</sub>	Gate-Drain Charge				16		nC
DRAIN-SOU	RCE DIODE CHARACTERISTICS AND MAXIM	UMRATINGS		•	•	•	
I <sub>s</sub>	Maximum Continuous Drain-Source Diode Forward Current					2.1	А
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = 2.1 A$ (Note	2)		0.71	1.2	V

Notes:

1. R<sub>a.M</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>a.c</sub> is guaranteed by design while  $\mathrm{R}_{_{\mathrm{\theta}\mathrm{CA}}}$  is determined by the user's board design.



a. 50°C/W on a 1 in<sup>2</sup> pad of 2oz copper.




b. 105°C/W on a 0.04 in² pad of 2oz copper. 0,990




Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2.0%.



Si4874DY Rev.A



## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> Bottomless<sup>TM</sup> CoolFET<sup>TM</sup>  $CROSSVOLT^{TM}$ DOME<sup>TM</sup> E<sup>2</sup>CMOS<sup>TM</sup> EnSigna<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST ® FASTr<sup>™</sup> GlobalOptoisolator<sup>™</sup> GTO<sup>™</sup> HiSeC<sup>™</sup> ISOPLANAR<sup>™</sup> MICROWIRE<sup>™</sup> OPTOLOGIC<sup>™</sup> OPTOPLANAR<sup>™</sup> PACMAN<sup>™</sup> POP<sup>™</sup> PowerTrench® QFET™ QS™ QT Optoelectronics™ Quiet Series™ SILENT SWITCHER® SMART START™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET<sup>™</sup> TinyLogic<sup>™</sup> UHC<sup>™</sup> VCX<sup>™</sup>

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## **PRODUCT STATUS DEFINITIONS**

Definition of Terms

Product Status	Definition	
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.	
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconduct The datasheet is printed for reference information or	
	In Design First Production Full Production	