# Allowable Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Platings	Unit
Power supply voltage range 1	Vcc		9.5 to 28	V
Power supply voltage range 2	V <sub>M</sub>		9 to 28	V
FG Schmitt output supply voltage	V <sub>FGS</sub>		0 to +8	V
Fixed voltage output current 1	l <sub>O</sub> 1	7 V output	0 to -20	mA
Fixed voltage output current 2	l <sub>0</sub> 2	5 V output	0 to -20	mA
Fixed voltage output current 3	103	4 V output	0 to -15	mA
FG Schmitt output current	I <sub>FGS</sub>		0 to +5	mA
Lock detector output current	I <sub>LO</sub>		0 to +20	mA


# Electrical Characteristics at Ta = 25°C, $V_{CC} = V_M = 24 \text{ V}$

Output saturation voltage 2         VO (sat)²         0 = 2A         2.7         4.2         V           Output leakage current         Io leak         100 μA         100	Parameter	Symbol	Conditions	min	typ	max	Unit
Output saturation voltage 1         V <sub>O</sub> (sat)¹         l <sub>O</sub> = 1A         2.0         3.0         V           Output saturation voltage 2         V <sub>O</sub> (sat)²         l <sub>O</sub> = 2A         2.7         4.2         V           Output leakage current lotask         l <sub>O</sub> teak!         100         µA         2.7         4.2         V           Output voltage Cutput!         V <sub>H</sub> lo = -10 mA         6.85         7.0         7.35         V           Voltage variation ΔV <sub>1</sub> 1         V <sub>OC</sub> = 9.5 to 28 V         50         200         mV           Lead variation ΔV <sub>1</sub> 2         I <sub>O</sub> = -5 to -20 mA         40         200         mV           Is V Fixed Voltage Output!         V <sub>X</sub> I <sub>O</sub> = -5 to -20 mA         4.45         4.80         5.15         V           Voltage variation ΔV <sub>Y</sub> 1         V <sub>OC</sub> = 9.5 to 28 V         50         200         mV           (4 V Fixed Voltage Output!         V <sub>OC</sub> = 9.5 to 20 mA         5         200         mV           (4 V Fixed Voltage Cutput!         V <sub>OC</sub> = 9.5 to 28 V         50         200         mV           (4 V Fixed Voltage Cutput!         V <sub>OC</sub> = 9.5 to 28 V         40         200         mV           Voltage variation ΔV <sub>FG</sub> 1         V <sub>OC</sub> = 9.5 to 28 V         40         200         mV	Current drain 1	Icc1			34	50	mA
Output saturation voltage 2         VO (sat)²         0 = 2A         2.7         4.2         V           Output leakage current         Io leak         100 μA         100	Current drain 2	l <sub>CC</sub> 2	Stop mode		8	11	mA
Output leakage current         V <sub>O (sat)</sub> 2         0 = 2A         2.7         4.2         V           Output leakage current         Io (sak)         100 pak	Output saturation voltage 1	V <sub>O (sat)</sub> 1	I <sub>O</sub> = 1 A		2.0	3.0	V
Otiput leakage current   Oteak     100   μA	Output saturation voltage 2		I <sub>O</sub> = 2 A		2.7	4.2	V
Output voltage         V <sub>H</sub> I <sub>O</sub> = -10 mA         6.85         7.0         7.35         V           Voltage variation         ΔV <sub>H</sub> 1         V <sub>CC</sub> = 9.5 to 28 V         50         200         mV           Load variation         ΔV <sub>H</sub> 2         I <sub>O</sub> = -5 to -20 mA         40         200         mV           Uotput voltage         V <sub>X</sub> I <sub>O</sub> = -5 mA         4.45         4.80         5.15         V           Voltage variation         ΔV <sub>X</sub> 1         V <sub>CC</sub> = 9.5 to 28 V         50         200         mV           Load variation         ΔV <sub>X</sub> 2         I <sub>O</sub> = -5 to -20 mA         5         200         mV           44 V Fixed Voltage Output)         V <sub>CC</sub> 9.5 to 28 V         3.65         4.0         4.35         V           Uotput voltage         V <sub>FG</sub> 1         V <sub>CC</sub> = 9.5 to 28 V         40         200         mV           Voltage variation         ΔV <sub>FG</sub> 1         V <sub>CC</sub> = 9.5 to 28 V         40         200         mV           Load variation         ΔV <sub>FG</sub> 1         V <sub>CC</sub> = 9.5 to 28 V         40         200         mV           Load variation         ΔV <sub>FG</sub> 1         V <sub>CC</sub> = 9.5 to 29 M         3.65         4.0         4.35         V           Load variation         <	Output leakage current				1	100	μА
Voltage variation	[7 V Fixed Voltage Output]			· · · · · · · · · · · · · · · · · · ·	1		
Load variation         ΔV <sub>H</sub> 2         I <sub>O</sub> = -5 to -20 mA         40         200         mV           IS V Fixed Voltage Output]         Output voltage         Yx         I <sub>O</sub> = -5 mA         4.45         4.80         5.15         V           Voltage variation         ΔV <sub>X</sub> 1         V <sub>CC</sub> = 9.5 to 28 V         50         200         mV           Lead variation         ΔV <sub>X</sub> 2         I <sub>O</sub> = -5 to -20 mA         5         200         mV           Id V Fixed Voltage Output]         Output voltage         VFG         I <sub>O</sub> = -5 mA         3.65         4.0         4.35         V           Voltage variation         ΔV <sub>FG</sub> 1         V <sub>CC</sub> = 9.5 to 28 V         40         200         mV           Load variation         ΔV <sub>FG</sub> 1         V <sub>CC</sub> = 9.5 to 28 V         40         200         mV           Load variation         ΔV <sub>FG</sub> 1         V <sub>CC</sub> = 9.5 to 28 V         40         200         mV           Load variation         ΔV <sub>FG</sub> 2         I <sub>O</sub> = -5 to -15 mA         110         200         mV           Load variation         ΔV <sub>FG</sub> 2         I <sub>O</sub> = -5 to -20 mA         3.65         4.0         4.35         V           Hellal Amplifier         14         14         12         1	Output voltage	V <sub>H</sub>	l <sub>O</sub> = −10 mA	6.65	7.0	7.35	Τv
	Voltage variation	ΔV <sub>H</sub> 1	V <sub>CC</sub> = 9.5 to 28 V		50	200	m۷
Output voltage         V <sub>X</sub> I <sub>O</sub> = 5 mA         4.45         4.80         5.15         V           Voltage variation         ΔV <sub>X</sub> 1         V <sub>CC</sub> = 9.5 to 28 V         50         200         mV           Load variation         ΔV <sub>X</sub> 2         I <sub>O</sub> = 5 to -20 mA         5         200         mV           (4 V Fixed Voltage Output]         Output voltage         VFG         I <sub>O</sub> = -5 mA         3.65         4.0         4.35         V           Voltage variation         ΔV <sub>FG</sub> 1         V <sub>CC</sub> = 9.5 to 28 V         40         200         mV           Load variation         ΔV <sub>FG</sub> 2         I <sub>O</sub> = -5 to -15 mA         110         200         mV           Load variation         ΔV <sub>FG</sub> 2         I <sub>O</sub> = -5 to -15 mA         110         200         mV           Load variation         ΔV <sub>FG</sub> 2         I <sub>O</sub> = -5 to -15 mA         110         200         mV           Load variation         ΔV <sub>FG</sub> 2         I <sub>O</sub> = -5 to -15 mA         110         200         mV           Load variation         ΔV <sub>FG</sub> 2         I <sub>O</sub> = -5 to -15 mA         110         200         mV           Load variation         I <sub>O</sub> = -5 to -15 mA         115         I <sub>O</sub> = -5 to -15 mA         I <sub>O</sub> = -5 to -15 mA         I <sub>O</sub> = -5 to -15	Load variation	ΔV <sub>H</sub> 2	l <sub>O</sub> = -5 to -20 mA		40	200	mV
Voltage variation $\Delta V_{X1}$ $V_{CC} = 9.5$ to $28 \text{ V}$ $50$ $200$ mV Load variation $\Delta V_{X2}$ $I_0 = -5$ to $-20$ mA $5$ $200$ mV [4 V Fixed Voltage Output]  Output voltage $V_{FG}$ $I_0 = -5$ to $-20$ mA $I_0 = -5$ to $-20$ mA $I_0 = -5$ to $-20$ mV Voltage variation $\Delta V_{FG}$ $V_{CC} = 9.5$ to $28 \text{ V}$ $V_{CC} = 9.5$ to $28$	[5 V Fixed Voltage Output]				•		
Load variation $\Delta V_{\chi Z} = I_{O} = -5 \text{ to } -20 \text{ mA}$ 5 200 mV [4 V Fixed Voltage Output]  Output voltage $V_{FG} = I_{O} = -5 \text{ mA}$ 3.65 4.0 4.35 V Voltage variation $\Delta V_{FG} = 1$ V <sub>CC</sub> = 9.5 to 28 V 40 200 mV Load variation $\Delta V_{FG} = 1$ V <sub>CC</sub> = 9.5 to -15 mA 110 200 mV [Hall Amplifier]  Input bias current $I_{HB} = -4$ -1 $\mu$ A Common mode input voltage range $I_{CM} = -5 \text{ mA}$ 8 14 24 mV Hall input sensitivity 60 mV $I_{CM} = -5 \text{ mA}$ 8 14 24 mV Input voltage low → high V <sub>SLH</sub> 7 mV Input voltage high → low V <sub>SHL</sub> 7 mV Output lolage high → low V <sub>SHL</sub> 7 mV Output lolage high → low V <sub>SHL</sub> 9 2.8 3.1 3.4 V Dutput low level voltage $I_{CR} = -5 \text{ k} \Omega_{CC} = 1000 \text{ pF}$ 15 kHz Amplitude V <sub>CCR</sub> R = 56 kΩ, C = 1000 pF 15 kHz Amplitude V <sub>CCR</sub> 0.4 0.5 0.6 V Thermal Shutdown Operation]  Thermal Shutdown Operation Intermel shutdown operating emperature TSD Design target value 150 180 °CC	Output voltage	Vχ	I <sub>O</sub> = -5 mA	4.45	4.80	5.15	l v
4 V Fixed Voltage Output	Voltage variation	ΔV <sub>X</sub> 1	V <sub>CC</sub> = 9.5 to 28 V		50	200	mV
	Load variation	ΔVχ2	I <sub>O</sub> = -5 to -20 mA		5	200	mV
Voltage variation $\Delta V_{FG1}  V_{CC} = 9.5 \text{ to } 28 \text{ V} \qquad \qquad 40 \qquad 200 \qquad \text{mV}$ Load variation $\Delta V_{FG2}  I_0 = -5 \text{ to } -15 \text{ mA} \qquad \qquad 110 \qquad 200 \qquad \text{mV}$ [Hall Amplifier] $I_{\text{Input bias current}} \qquad I_{\text{Input bias current}} \qquad I_{Input bias bias bias bias bias bias bias bias$	[4 V Fixed Voltage Output]				<u> </u>		
Voltage variation $\Delta V_{FG1}  V_{CC} = 9.5 \text{ to } 28 \text{ V} \\ \text{Load variation} \qquad \Delta V_{FG2}  I_0 = -5 \text{ to } -15 \text{ mA} \\ \text{Input bias current} \\ \text{Imput bias current} \qquad \frac{1}{15} \\ \text{Imput bias current} \\ \text{VicM} \\ \text{VicM} \\ \text{VicM} \\ \text{VicM} \\ \text{VicM} \\ \text{Input sensitivity} \\ \text{Input voltage range} \\ \text{VicM} \\ \text{VicM} \\ \text{VicM} \\ \text{Input voltage low } - \text{high} \\ \text{VicM} \\ \text{Input voltage low } - \text{high} \\ \text{VicM} \\ \text{Input voltage low } - \text{high} \\ \text{VicM} \\ \text{Input voltage low } - \text{high} \\ \text{VicM} \\ \text{Imput voltage low } - \text{high} \\ \text{VicM} \\ \text{Input voltage low } - \text{high} \\ \text{Voltage low } - \text{VicM} \\ \text{Input voltage low } - \text{high} \\ \text{Voltage low } - \text{VicM} \\ \text{Input voltage low } - Input$	Output voltage	V <sub>FG</sub>	I <sub>O</sub> = -5 mA	3.65	4.0	4.35	l v
Hall Amplifier	Voltage variation	ΔV <sub>FG</sub> 1			40	200	mV
Input bias current $$^1_{HB}$$ $$^{4}$$ $$^{1}$$ $$^{\mu A}$$ Common mode input voltage range $$^{VCM}$$ $$^{IS}$$ $$$	Load variation	ΔV <sub>FG</sub> 2	I <sub>O</sub> = -5 to -15 mA		110	200	mV
Common mode input voltage range $V_{CM}$ $V_{CM$	[Hall Amplifier]		<del></del>	<del></del>			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input bias current	1нв		-4	-1		μА
Hysteresis $\Delta V_{ N}$	Common mode input voltage range	V <sub>ICM</sub>		1.5		5.1	v
Hysteresis $\Delta V_{ N}$	Hall input sensitivity			60	<u> </u>		mVp-p
Input voltage high $\rightarrow$ iow $V_{SHL}$ $-7$ mV $O_{OScillator}$ $O_{Output high level voltage}$ $V_{OH (CR)}$ $2.8$ $3.1$ $3.4$ $V_{Output low level voltage}$ $V_{OL (CR)}$ $0.8$ $1.1$ $1.4$ $V_{OScillator}$ $O_{OScillator}$ $O_$	Hysteresis	ΔV <sub>IN</sub>		6	14	24	
Input voltage high $\rightarrow$ low $V_{SHL}$ $-7$ mV [Oscillator]  Output high level voltage $V_{OH (CR)}$ $2.8$ $3.1$ $3.4$ $V_{Output low level voltage}$ $V_{OL (CR)}$ $0.8$ $1.1$ $1.4$ $V_{Output low level voltage}$ $V_{OL (CR)}$ $R = 56  k\Omega$ , $C = 1000  pF$ $15$ kHz Amplitude $V_{(CR)}$	Input voltage low → high	V <sub>SLH</sub>			7	-	mV
Coutput high level voltage   V <sub>OH (CR)</sub>   2.8   3.1   3.4   V	Input voltage high → low				-7		mV
Output low level voltage         V <sub>OL (CR)</sub> 0.8         1.1         1.4         V           Oscillator frequency         f <sub>(CR)</sub> R = 56 kΩ, C = 1000 pF         15         kHz           Amplitude         V <sub>(CR)</sub> 2.0         Vp-p           Current Limiter Operation]         Limiter         V <sub>CC</sub> -V <sub>M</sub> 0.4         0.5         0.6         V           Thermal Shutdown Operating emperature         TSD         Design target value         150         180         °C	[Oscillator]				L		<del></del>
Output low level voltage         V <sub>OL (CR)</sub> R = 56 kΩ, C = 1000 pF         1.1         1.4         V           Conditator frequency         f <sub>(CR)</sub> R = 56 kΩ, C = 1000 pF         15         kHz           Amplitude         V <sub>CR</sub> 2.0         Vp-p           Current Limiter Operation]         UCC-VM         0.4         0.5         0.6         V           Thermal Shutdown Operation]         TSD         Design target value         150         180         °C	Output high level voltage	V <sub>OH (CR)</sub>		2.8	3.1	3.4	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output low level voltage			0.8	1.1	1.4	v
Amplitude   V <sub>(CR)</sub>   2.0   Vp-p	Oscillator frequency		R = 56 kΩ, C = 1000 pF		15		kHz
Current Limiter Operation]  Limiter V <sub>CC</sub> -V <sub>M</sub> 0.4 0.5 0.6 V  Thermal Shutdown Operation]  Thermal shutdown operating emperature TSD Design target value 150 180 °C	Amplitude			1	2.0		Vp-p
Thermal Shutdown Operation] Thermal shutdown operating emperature TSD Design target value 150 180 °C	[Current Limiter Operation]						<u> </u>
Thermal Shutdown Operation] Thermal shutdown operating amperature TSD Design target value 150 180 °C	Limiter	V <sub>CC</sub> -V <sub>M</sub>		0.4	0.5	0.6	V
emperature 150 Design target value 150 180 °C	[Thermal Shutdown Operation]	<u> </u>			<u> </u>		<b>.</b>
tysteresis ΔTSD 50 °C	Thermal shutdown operating temperature	TSD	Design target value	150	180		•c
	Hysteresis	ΔTSD	·		50		•c

Continued on next page.

## Continued from preceding page.

Parameter	Symbol	Conditions	min	typ	max	Unit
[FG Amplifier]			111111	96	IIIWA	Olik
Input offset voltage	V <sub>IO (FG)</sub>				+10	mV
Input bias current	I <sub>B</sub> (FG)		-1		+1	μА
Output high level voltage	V <sub>OH (FG)</sub>	I <sub>FG</sub> = -2 mA	5.5	6		v
Output low level voltage	V <sub>OL (FG)</sub>	I <sub>FG</sub> = 2 mA		1	1.5	V ·
FG input sensitivity	JEN G/	Gain: 100 ×	3	•	,,,,	mV
Schmitt width at next stage			100	180	250	mV
Operating frequency range		***			2	kHz
Open loop gain		f <sub>(FG)</sub> = 2 kHz	45	51		dB
[FGS Output]	1				L	1
Output saturation voltage	V <sub>O (FGS)</sub>	lo (FGS) = 2 mA		0.1	0.5	V
Output leakage current	I <sub>L (FGS)</sub>	V <sub>O</sub> = 5 V			10	μА
[Speed Discriminator]	, -1· <del>-</del> 2/			l <u> </u>	·	<del> </del>
Output high level voltage	V <sub>OH (D)</sub>		4.0	4.3		V
Output low level voltage	V <sub>OL (D)</sub>		·	0.8	1.1	V
[PLL Output]						
Output high level voltage	V <sub>OH (P)</sub>		3.2	3.5	3.8	V
Output low level voltage	V <sub>OL(P)</sub>		1.2	1.5	1.8	V
[Counts]	1			512		
[Lock Detector]				<del></del>	L	<del></del>
Output low level voltage	V <sub>OL (LD)</sub>	I <sub>LD</sub> = 10 mA		0.15	0.5	V
Lock range				6.25		%
[Integrator]		· · · · · · · · · · · · · · · · · · ·	<u> </u>	<del></del>	l. <u> </u>	1 <u></u> .
Input bias current	I <sub>B (INT)</sub>		-0.4		+0.4	μА
Output high level voltage	V <sub>OH (INT)</sub>		3.7	4.3		V
Output low level voltage	V <sub>OL (INT)</sub>			0.8	1.2	V
Open loop gain			60			dB
Gain bandwidth				1,6		MHz
Reference voltage			-5%	VX/2	+5%	V
[Crystal Oscillator]						
Operating frequency range	fosc		1		10 -	MHz
[Start/Stop Pin]	•					
Input high level voltage	V <sub>IH (S/S)</sub>		4.0			V
Input low level voltage	V <sub>IL (S/S)</sub>				1.5	V
Pull-down resistor	R <sub>D (S/S)</sub>	,	30	50	70	kΩ
[Forward/reverse Pin]					·	<del></del>
input high level voltage	V <sub>IH (F/R)</sub>		4.0			٧
Input low level voltage	V <sub>IL (F/R)</sub>				1.5	V
Hysteresis	ΔV <sub>IN</sub>			0.5		V
Pull-down resistor	R <sub>D (F/A)</sub>		30	50	70	kΩ



# LB1920

# **Pin Functions**

Pin No.	Symbol	Function
20, 19 18, 17 16, 15	IN1+, IN1 IN2+, IN2- IN3+, IN3-	Hall input for OUT1 Hall input for OUT2 Hall input for OUT3
8	OUT1	Output 1
9	OUT2	Output 2
10	OUT3	Output 3
3	Vcc	Power supply for all blocks other than the output block
14	V <sub>M</sub>	Used both as the power supply for the output block as well as for output current detection. The output current can be converted to a voltage and detected by inserting the resistor Rf between this pin and V <sub>CC</sub> .
22	GND1	Ground for all blocks other than the output block
11	GND2	Output block ground
7	CR	PWM oscillator frequency determination
25	INT <sub>IN</sub>	Integrator Input
26	INTOUT	Integrator output (speed control)
24	D <sub>OUT</sub>	Speed discriminator output Over speed → high
27	Роит	PLL output
23	LD	Lock detector This pin goes low when the motor speed is within the lock range (±6.25%).
4 5	FG <sub>IN</sub> + FG <sub>IN</sub>	FG pulse input (4 V power supply) FG pulse input
6	FG <sub>OUT</sub>	FG amplifier output
28	FGS <sub>OUT</sub>	FG amplifier output (after the Schmitt trigger circuit)
21	X'tal	Crystal oscillator connection. Connect a crystal oscillator element to this pin.
1	5V	5 V power supply
2	7V	7 V power supply
13	S/S	Start/stop control Low: start, high: stop
12	F/R	Forward/reverse control Low: forward, high: reverse

# **Truth Table**


	On the Circle		F/R = low			F/R = high		
	Source → Sink	IN1	IN2	IN3	IN1	IN2	IN3	
1	OUT3 → OUT2	н	Н	L	L	L	Н	
2	OUT3 → OUT1	Н	L	L	Ĺ	Н	Н	
3	OUT2 → OUT1	Н	L	Н	L	Н	L	
4	OUT2 → OUT3	L	L	н	Н	Н	L	
5	OUT1 → OUT3	L	Н	Н	Н	L	L	
6	OUT1 → OUT2	Ĺ	Н	L	Н	L	Н	

Note: Input high refers to the state where IN+ > IN-.

The formula below gives the relationship between the oscillator frequency ( $f_{OSC}$ ) and the FG frequency ( $f_{FC}$ ).

$$f_{FC}$$
 (servo) =  $f_{OSC}$ /(ECL divisor (16) × number of counts)  
=  $f_{OSC}$ /8192

# **Crystal Oscillator External Circuit**




# **External Circuit Constants (reference values)**


X'tal (MHz)	C1 (pF)	C2 (pF)	R (kΩ)
3 to 4	39	82	0.82
4 to 5	39	82	1.0
5 to 7	39	47	1.5
7 to 10	39	27	2.0

Note: However, the crystal used must have a fundamental frequency to impedance to 3fo impedance ratio of 1:5 or greater.


# **Equivalent Circuit Block Diagram**



# **Sample Application Circuit**



# **AC Test Circuit Diagram**



## This section describes the LB1920 and the external components used.

## 1. Speed Control Circuit

This IC uses the combination of a speed discriminator circuit and a PLL circuit for speed control. The speed discriminator circuit outputs an error signal once every two FG periods using a charge pump scheme. The PLL circuit outputs a phase error signal once every FG period, also using a charge pump scheme. As compared to earlier schemes that only used a speed discriminator, the combination of a PLL circuit with a speed discriminator provides improved speed variation suppression when using a motor with large load variations. Since the following formula determines the FG servo frequency, the motor speed must be set using the number of FG pulses and the crystal oscillator frequency.

 $f_{FG}$  (servo) =  $f_{OSC}/8192$ 

fosc: crystal oscillator frequency

#### 2. Direct PWM Drive

This IC adopts a direct PWM drive scheme to minimize power loss in the output. The output transistors are always saturated when on and the motor drive power is adjusted by changing the output on duty. Since output switching is performed by the lower side transistor, the three Schottky diodes D1, D2 and D3 must be inserted between OUT and  $V_{CC}$ . (Note that a through current will flow at the instant the lower side transistor turns on if these diodes do not have a short reverse recovery time.) Normal rectifying diodes can be used for the diodes between OUT and ground.

#### 3. Current Control Circuit

The current control circuit applies current control at a current determined by the relation  $I = 0.5/R_f$ , i.e. peak current limitation. The control operation reduces the output on duty and thus suppresses the current. No phase compensation capacitor is required.

## 4. Speed Lock Range

The speed lock range is  $\pm 6.25\%$  of the fixed speed and the LD pin goes low when the motor is in the lock range. (This pin is an open collector output.) When the motor speed goes out of the lock range, the LB1920 changes the motor drive output on duty according to the speed error to control the motor speed to be within the lock range.

#### 5. PWM Frequency

The PWM frequency is determined by the resistor and capacitor (R3 and C6) connected to the CR pin.

· When R3 is connected to the 4 V fixed voltage supply

$$f_{PWM} \approx 1/(1.2 \times C \times R)$$

When R3 is connected to the 7 V fixed voltage supply

$$f_{PWM} \approx 1/(0.5 \times C \times R)$$

R3 should not be any smaller than 30 k $\Omega$ . A PWM frequency of about 15 kHz is desirable. If the PWM frequency is too low, the motor will vibrate at the PWM frequency when the motor is restrained causing disturbing audible noise. Inversely, switching loss increases if the PWM frequency is too high.

#### 6. Ground Leading

GND1 (pin 22) is the ground for circuits other than the output block.

GND2 (pin 11) is the ground for the output block (emitters of the sink transistors).

D4, D5 and D6 are connected to GND2. All other external components are connected to GND1. The GND1 and GND2 lines are connected to a single ground point at the connector. Since GND2 carries large currents, it should be kept as short as possible.

## 7. Output Parasitic Effects

Parasitic effects occur when the output pin voltage falls -0.7 V (this value decreases as the temperature increases) below the GND1 and GND2 voltage. Similarly, the output pin voltage should not be allowed to exceed  $V_{CC}$  by more than 1 V. When parasitism occurs, initially speed control is lost intermittently, but if the amount of parasitism increases the output transistors can be destroyed. Schottky diodes with a small  $V_f$  are used for D1, D2 and D3 to prevent through currents. As a result, the potential difference between the output pins and  $V_{CC}$  is not that much of a problem. Although normal rectifying diodes can be used for D4, D5 and D6, the printed circuit board pattern must be kept as short as possible (as recommended in item 6) to prevent parasitism from occurring.

#### 8. External Interface Pins

• LD pin

Output type: open collector

Breakdown voltage: Maximum supply voltage of 30 V

Saturation voltage sample-to-sample variation (reference value)  $(I_{LD} = 10 \text{ mA})$ 

0.10 to 0.15 V

FGS pin

Output type: open collector

Breakdown voltage: Maximum supply voltage of 30 V

Saturation voltage sample-to-sample variation (reference value) (I<sub>FGS</sub> = 2 mA)

0.12 to 0.18 V

The FGS pin outputs the FGS amplifier output converted to a pulse output by a hysteresis comparator for use in speed monitoring. The pull-up resistor is not required when this pin is not used.

· Start/stop pin

Input type: pnp transistor base with a 50 k $\Omega$  pull-down resistor to ground.

Threshold level (typical): about 2.6 V

In stop mode, the 4, 5 and 7 V fixed voltage power supplies are turned off.

• F/R pin

Input type: pnp transistor base with a 50 k $\Omega$  pull-down resistor to ground.

Threshold level (typical): about 2.2 V (high to low), about 2.7 V (low to high)

Hysteresis: about 0.5 V

F/R switching must be done when stopped.

## 9. Fixed Voltage Power Supply Temperature Characteristics

- 4 V power supply: about -0.5 mV/°C (typical)
- 5 V power supply: about -0.6 mV/°C (typical)
- 7 V power supply: about -2.5 mV/°C (typical)

#### 10. FG Amplifier

The resistors R1 and R2 set the FG amplifier gain, with the gain being determined by the formula G = R2/R1. The capacitors C4 and C5 determine the FG amplifier frequency characteristics, with R1 and C4 forming a high-pass filter and R2 and C5 forming a low-pass filter. Since the FG amplifier is followed by a Schmitt comparator, the values of R1, R2, C4 and C5 must be set up so that FG amplifier output is over 250 mVp-p. In particular, it is desirable that the FG amplifier output be set up to be between 1 and 3 V during steady-state rotation.

#### 11. External Capacitors

• C3

The capacitor C3 is required for FGIN+ pin fixed voltage power supply stabilization and IC internal logic initial reset pulse generation. Although the value of this capacitor can be quite small for power supply stabilization, a relatively large capacitance (about 4.7  $\mu$ F) is required for reset pulse generation. The reset pulse is generated during the time the FGIN+ pin goes from 0 to about 1.3 V. If the reset does not operate, LD will turn on briefly at startup. If this phenomenon is not a problem, a capacitor of about 0.1  $\mu$ F can be used for C3. After C3 is charged to 4 V, when  $V_{CC}$  is turned off (or the motor is stopped), the charge on C3 is discharged through the IC internal resistance to ground, which is about 10 k $\Omega$ .

• C1 and C2

The capacitors C1 and C2 are required for fixed voltage power supply stabilization. Since this IC adopts a direct PWM drive scheme and switches large currents in the output, noise can occur easily. Thus the power supply must be adequately stabilized so that this noise does not cause the IC to operate incorrectly. C1, C2 and C3 must be connected as close as possible to GND1. In particular, C1's characteristics are easily influenced and thus requires caution.

#### 12. External Resistors

R4 and R5

The resistors R4 and R5 exist to apply the F/R pin high level input. Since the F/R input has a pull-down resistor of about 50 k $\Omega$ , it is at the low level when open. Apply a voltage of over 4.0 V and under 6.3 V to input a high level.

• R15

The resistor R15 exists to apply the S/S pin high level input. Since the S/S input has a pull-down resistor of about  $50 \text{ k}\Omega$ , it is at the low level when open. Apply a voltage of over 4.0 V and under 6.3 V for the start state high level input. Although dividing the voltage with two resistors, as is done with the F/R input, would improve the resistance to noise since a lower input impedance can be set up, when noise is not a problem the high level can be set by connecting a single resistor such as R15. A value of  $180 \text{ k}\Omega$  is recommended.

If  $V_{CC}$  rises slowly (less than about 10 V/ms) when power is first applied, the motor may rotate somewhat. This is because the S/S pin input voltage is resistor divided and the input voltage will be under 2.5 V (the start input level) when  $V_{CC}$  is under 12 V. If the rise rate cannot be increased and this phenomenon is a problem, it can be resolved by connecting a capacitor between  $V_{CC}$  and the S/S pin.

## 13. Through Currents due to the Direct PWM Scheme

In the direct PWM scheme, through currents flow in the outputs due to transistor switching (in applications implemented with either discrete components or the LB1822.) This is due to output transistor delays and parasitic capacitances. Previously, when this was a problem, additional capacitors were used to resolve the problem. However, since the LB1920 resolves this problem at the circuit level, no additional external components are required. During switching, whiskers of less than about 10 ns can be observed on the RF voltage waveform, but these are not a problem.

#### 14. Oscillator Element

Normally, a crystal oscillator is used with this IC. If the speed control characteristic requirements are not stringent, a ceramic oscillator could be used. To avoid problems, consult the manufacturer of the oscillator element when selecting the oscillator element and determining the values of the external resistors and capacitors.

- 15. Sample IC Internal Power Dissipation Calculation (calculated for V<sub>CC</sub> = 24 V and typical rated values)
  - Power dissipation due to current drain (I<sub>CC</sub>)

Start mode:

$$P1 = V_{CC} \times I_{CC} 1 = 24 \times 34 \text{ m} = 0.82 \text{ W}$$

Stop mode:

$$P2 = V_{CC} \times I_{CC} 2 = 24 \times 8 \text{ m} = 0.19 \text{ W}$$

Power dissipation when -10 mA is drawn from the 7 V fixed voltage power supply

$$P3 = (V_{CC} - 7) \times 10 \text{ m} = 17 \times 10 \text{ m} = 0.17 \text{ W}$$

• Power dissipation due to output drive current (when the output on duty is 100%)

$$P4 = \{(V_{CC} - 1)^2/8 k\} + \{(V_{CC} - 2)^2/10 k\}$$
$$= (232/8 k) + (222/10 k) = 0.12 W$$

• Power dissipation in the output drive transistors (when  $I_0 = 2$  A and the output on duty is 100%)

$$P5 = V_{Osat}2 \times I_O = 2.7 \times 2 = 5.4 \text{ W}$$

Therefore, the total power dissipation for the whole IC is:

In stop mode:

$$P = P2 = 0.19 W$$

In start mode:

$$P = P1 + P3 + P4 + P5 = 6.51 W$$

(For a output on duty of 100%)

## 16. IC Temperature Rise Measurement Techniques

· Thermocouple measurement

Attach the thermocouple to a fin on the heat sink when using a thermocouple to measure the IC temperature. This technique is simple but is subject to large measurement errors when the heat generation is not consistent.

Measurement using IC internal diode characteristics

We recommend using the parasitic diode that exists between the INT.IN and ground in this IC. (According to Sanyo data, the temperature characteristic of this diode is about 1.8 mV/ $^{\circ}$ C for  $I_D = 1$  mA.) The external resistor must be removed during testing.

#### 17. Servo Constants

Since the servo constant calculation depends strongly on the motor characters and requires significant expertise, we recommend that the motor manufacturer determine the constants in normal cases. Sanyo can provide the required IC characteristics data for the servo constant calculations and frequency characteristics simulation data for the filter characteristics specified by the motor manufacturer.

When the resistor (R10) inserted between DOUT and INT.IN is too small, C8 and C9 will become too large and if R10 is too large speed errors become more likely to occur due to the speed discriminator cutoff and the integrator input current. Therefore, a value of between 10 k $\Omega$  and 100 k $\Omega$  is advisable. If the resistor (R8) inserted between POUT and INT.IN is too small, the influence of the PLL system will be too large and pull-in to synchronization with the lock state will degrade. Therefore, this resistor must not be too small. We recommend a value of around 1 M $\Omega$  when R10 is 75 k $\Omega$ . First determine the constants for the speed discriminator (R9, R10, C8 and C9) and then determine the value of R8 in the PLL system.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1995. Specifications and information herein are subject to change without notice.