


### 48-pin mini BGA (9mmx11mm)




#### **PIN DESCRIPTIONS**

A0-A19	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	NoConnection
VDD	Power
GND	Ground



48-pin TSOP-I (12mm x 20mm)



## **PIN DESCRIPTIONS**

Address Inputs
Data Inputs/Outputs
Chip Enable Input
Output Enable Input
Write Enable Input
Lower-byte Control (I/O0-I/O7)
Upper-byte Control (I/O8-I/O15)
NoConnection
Power
Ground



### TRUTH TABLE

						I/O	PIN	
Mode	WE	Œ	ŌĒ	LB	UB	I/00-I/07	I/O8-I/O15	VDD Current
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	H X	L L	H X	X H	X H	High-Z High-Z	High-Z High-Z	lcc
Read	H H H	L L L	L L L	L H L	H L L	Dour High-Z Dour	High-Z Douт Douт	lcc
Write	L L L	L L L	X X X	L H L	H L L	Dın High-Z Dın	High-Z Dın Dın	lcc

### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD + 0.5	V
Vdd	VDD Relates to GND	-0.3 to 4.0	V
Tstg	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	$V_{IN} = 0V$	6	pF	
CI/O	Input/Output Capacitance	Vout = 0V	8	pF	

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{DD} = 3.3V$ .



## OPERATING RANGE (VDD) (IS61WV102416ALL)

Range	Ambient Temperature	Vdd (20 ns)	
Commercial	0°C to +70°C	1.65V-2.2V	
Industrial	-40°C to +85°C	1.65V-2.2V	
Automotive	-40°C to +125°C	1.65V-2.2V	

#### OPERATING RANGE (VDD) (IS61WV102416BLL)<sup>(1)</sup>

Range	Ambient Temperature	Vdd <b>(8 n</b> s)	Vdd (10 ns)	
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	2.4V-3.6V	
Industrial	–40°C to +85°C	3.3V <u>+</u> 5%	2.4V-3.6V	

#### Note:

1. When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of  $3.3V \pm 5\%$ , the device meets 8ns.

#### **OPERATING RANGE (VDD) (IS64WV102416BLL)**

Range	Ambient Temperature	Vdd (10 ns)	
Automotive	–40°C to +125°C	2.4V-3.6V	



#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

#### $V_{DD} = 3.3V \pm 5\%$

Symbol	Parameter	TestConditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., IOH = -4.0 mA$	2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 8.0 mA$		0.4	V
Vін	Input HIGH Voltage		2	Vdd + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V
L	Input Leakage	$GND \leq V_{\text{IN}} \leq V_{\text{DD}}$	–1	1	μA
Ilo	Output Leakage	$GND \le V_{OUT} \le V_{DD}$ , Outputs Disabled	-1	1	μA

Note:

1.  $V_{IL}(min.) = -0.3V DC; V_{IL}(min.) = -2.0V AC (pulse width - 2.0 ns). Not 100% tested.$ 

VIH (max.)=VDD+0.3VDC; VIH (max.)=VDD+2.0VAC (pulse width-2.0 ns). Not 100% tested.

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

#### VDD = 2.4V-3.6V

Symbol	Parameter	<b>Test Conditions</b>	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	1.8	—	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 1.0 mA$		0.4	V
VIH	Input HIGH Voltage		2.0	Vdd + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V
Iц	InputLeakage	$GND \leq V_{IN} \leq V_{DD}$	-1	1	μA
Ilo	Output Leakage	$GND \le V_{OUT} \le V_{DD}$ , Outputs Disabled	-1	1	μA

Note:

1. VIL (min.) = −0.3VDC; VIL (min.) = −2.0VAC (pulse width - 2.0 ns). Not 100% tested.

ViH (max.) = VDD + 0.3V DC; ViH (max.) = VDD + 2.0V AC (pulse width - 2.0 ns). Not 100% tested.

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

#### VDD = 1.65V-2.2V

Symbol	Parameter	<b>Test Conditions</b>	VDD	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -0.1 mA	1.65-2.2V	1.4	_	V
Vol	Output LOW Voltage	lo∟ = 0.1 mA	1.65-2.2V	_	0.2	V
Vін	Input HIGH Voltage		1.65-2.2V	1.4	VDD + 0.2	V
VIL <sup>(1)</sup>	Input LOW Voltage		1.65-2.2V	-0.2	0.4	V
lu	InputLeakage	$GND \leq V_{\text{IN}} \leq V_{\text{DD}}$		-1	1	μA
Ilo	Output Leakage	$GND \le VOUT \le VDD, Outp$	outs Disabled	–1	1	μA

#### Notes:

1. VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width -2.0ns). Not 100% tested.

VIH (max.) = VDD+0.3VDC; VIH (max.) = VDD+2.0VAC (pulse width-2.0ns). Not 100% tested.


Downloaded from Arrow.com.



## AC TEST CONDITIONS (HIGH SPEED)

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 5%)	Unit (1.65V-2.2V)
Input Pulse Level	0.4V to VDD-0.3V	0.4V to VDD-0.3V	0.4V to VDD-0.2V
Input Rise and Fall Times	1.5ns	1.5ns	1.5ns
Input and Output Timing and Reference Level (V <sub>Ref</sub> )	Vdd/2	VDD/2 + 0.05	Vdd/2
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2

## AC TEST LOADS





## **POWER SUPPLY CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

				-	8	-1	0	-2	0	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
lcc	VDD Dynamic Operating	VDD = Max.,	Com.	_	110	_	90	_	50	mA
	Supply Current	IOUT = 0 mA, $f = f_{MAX}$	Ind.	—	115	_	95	_	60	
		$V_{IN} = 0.4V \text{ or } V_{DD} - 0.3V$	Auto.	_	_	_	140	_	100	
			typ. <sup>(2)</sup>			6	D			
lcc1	Operating	VDD = Max.,	Com.	_	85	_	85	_	45	mA
	Supply Current	IOUT = 0 mA, f = 0	Ind.	_	90	_	90	_	55	
		$V \mbox{\scriptsize IN} = 0.4 V \mbox{ or } V \mbox{\scriptsize DD} - 0.3 V$	Auto.	_	_	—	110	_	90	
ISB1	TTL Standby Current	VDD = Max.,	Com.	_	30	_	30	_	30	mA
	(TTL Inputs)	VIN = VIH or VIL	Ind.	_	35	_	35	_	35	
		$\overline{\textbf{CE}} \geq V_{\text{IH}},  f=0$	Auto.	—	_	—	70	—	70	
ISB2	CMOS Standby	VDD = Max.,	Com.	_	20	_	20	_	20	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	—	25	_	25	_	25	
		$V_{IN} \ge V_{DD} - 0.2V$ , or	Auto.	_	_	_	60	_	60	
		$V_{IN} \leq 0.2V, f = 0$	typ.(2)			4				

#### Note:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at  $V_{DD} = 3.0V$ ,  $T_A = 25^{\circ}C$  and not 100% tested.

# **READ CYCLE SWITCHING CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

		-	8	-1	0	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
<b>t</b> RC	ReadCycleTime	8	_	10	—	ns
taa	Address Access Time	_	8	_	10	ns
<b>t</b> OHA	Output Hold Time	2.5	_	2.5	_	ns
<b>t</b> ACE	<b>CE</b> Access Time	_	8	—	10	ns
<b>t</b> DOE	OE Access Time	_	5.5	_	6.5	ns
thzoe <sup>(2)</sup>	<b>OE</b> to High-ZOutput	_	3	_	4	ns
tlzoe <sup>(2)</sup>	OE to Low-ZOutput	0	_	0	_	ns
thzce <sup>(2</sup>	CE to High-ZOutput	0	3	0	4	ns
tlzce <sup>(2)</sup>	CE to Low-ZOutput	3	_	3	—	ns
tва	LB, UB Access Time	_	5.5	—	6.5	ns
tHZB <sup>(2)</sup>	LB, UB to High-ZOutput	0	3	0	3	ns
tlzb <sup>(2)</sup>	LB, UB to Low-ZOutput	0	—	0	—	ns
t₽U	PowerUpTime	0	—	0	_	ns
<b>t</b> PD	PowerDownTime	_	8	_	10	ns

#### Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.

## **READ CYCLE SWITCHING CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

	-20 ns						
Symbol	Parameter	Min.	Max.	Unit			
<b>t</b> RC	Read Cycle Time	20	_	ns			
taa	Address Access Time	_	20	ns			
tона	Output Hold Time	2.5	_	ns			
<b>t</b> ACE	CE Access Time	_	20	ns			
<b>t</b> DOE	OE Access Time	_	8	ns			
thzoe <sup>(2)</sup>	OE to High-Z Output	0	8	ns			
tlzoe <sup>(2)</sup>	OE to Low-Z Output	0	—	ns			
tHZCE <sup>(2</sup>	CE to High-Z Output	0	8	ns			
tlzce <sup>(2)</sup>	CE to Low-Z Output	3	_	ns			
tва	LB, UB Access Time	_	8	ns			
<b>t</b> HZB	LB, UB to High-Z Output	0	8	ns			
<b>t</b> LZB	LB, UB to Low-Z Output	0	_	ns			

Notes:

1. Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.


2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. Not 100% tested.




## **AC WAVEFORMS**

**READ CYCLE NO.**  $1^{(1,2)}$  (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ )



## **READ CYCLE NO. 2**<sup>(1,3)</sup> (CE and OE Controlled)



#### Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ . 3. Address is valid prior to or coincident with  $\overline{CE}$  LOW transitions.

### WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup> (Over Operating Range)

		-4	3	-10	0	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	8	_	10	_	ns
<b>t</b> SCE	CE to Write End	6.5	_	8	_	ns
taw	Address Setup Time to Write End	6.5	_	8	—	ns
tha	Address Hold from Write End	0	_	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	0	_	ns
<b>t</b> PWB	LB, UB Valid to End of Write	6.5	_	8	_	ns
tPWE1	<b>WE</b> Pulse Width	6.5	_	8	_	ns
tpwe2	$\overline{WE}$ Pulse Width ( $\overline{OE}$ = LOW)	8.0	_	10	_	ns
tsp	Data Setup to Write End	5	_	6	—	ns
<b>t</b> HD	Data Hold from Write End	0	_	0	_	ns
tHZWE <sup>(2)</sup>	WELOW to High-ZOutput	_	3.5	_	5	ns
tlzwe <sup>(2)</sup>	WE HIGH to Low-Z Output	2		2	_	ns

#### Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CELOW and UB or LB, and WELOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development

#### WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup> (Over Operating Range)

	-20 ns			
Symbol	Parameter	Min.	Max.	Unit
twc	Write Cycle Time	20	—	ns
<b>t</b> SCE	CE to Write End	12	—	ns
taw	Address Setup Time to Write End	12	—	ns
tha	Address Hold from Write End	0		ns
<b>t</b> sa	Address Setup Time	0		ns
tрwв	<b>LB</b> , <b>UB</b> Valid to End of Write	12		ns
tpwe1	WE Pulse Width (OE = HIGH)	12	_	ns
tPWE2	$\overline{WE}$ Pulse Width ( $\overline{OE}$ = LOW)	17	_	ns
tsp	Data Setup to Write End	9		ns
tho	Data Hold from Write End	0	_	ns
tHZWE <sup>(3)</sup>	WE LOW to High-Z Output	_	9	ns
tlzwe <sup>(3)</sup>	WE HIGH to Low-Z Output	3		ns

#### Notes:


1. Test conditions for IS61WV6416LL assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

- 2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.




## **AC WAVEFORMS**

WRITE CYCLE NO. 1<sup>(1,2)</sup> (CE Controlled, OE = HIGH or LOW)






## AC WAVEFORMS



WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)


#### WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)





### **AC WAVEFORMS**

WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



#### Notes:

1. The internal Write time is defined by the overlap of  $\overline{CE} = LOW$ ,  $\overline{UB}$  and/or  $\overline{LB} = LOW$ , and  $\overline{WE} = LOW$ . All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The tsa, tha, tsp, and the timing is referenced to the rising or falling edge of the signal that terminates the Write.


- 2. Tested with  $\overline{OE}$  HIGH for a minimum of 4 ns before  $\overline{WE}$  = LOW to place the I/O in a HIGH-Z state.
- 3. WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.



## DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		1.2	3.6	V
İdr	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Ind. Auto.	_	20 50	mA
<b>t</b> SDR	Data Retention Setup Time	See Data Retention Waveform		0	_	ns
<b>t</b> rdr	Recovery Time	See Data Retention Waveform		trc	—	ns

## DATA RETENTION WAVEFORM (CE Controlled)





## **ORDERING INFORMATION**

#### Industrial Range: -40°C to +85°C

### Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (8 <sup>1</sup> )	IS61WV102416BLL-10MI	48 mini BGA (9mm x 11mm)
	IS61WV102416BLL-10MLI	48 mini BGA (9mm x 11mm), Lead-free
	IS61WV102416BLL-10TI	TSOP (Type I)
	IS61WV102416BLL-10TLI	TSOP (Type I), Lead-free

Note:

1. Speed = 8ns for  $V_{DD}$  = 3.3V  $\pm$  5%. Speed = 10ns for  $V_{DD}$  = 2.4V - 3.6V

## Industrial Range: -40°C to +85°C

#### Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
20	IS61WV102416ALL-20MI	48 mini BGA (9mm x 11mm)
	IS61WV102416ALL-20TI	TSOP (Type I)
	IS61WV102416ALL-20TLI	TSOP (Type I), Lead-free

### Automotive Range: -40°C to +125°C

#### Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV102416BLL-10MA3 IS64WV102416BLL-10MLA3 IS64WV102416BLL-10TA3 IS64WV102416BLL-10CTLA3	48 mini BGA (9mm x 11mm) 48 mini BGA (9mm x 11mm), Lead-free TSOP (Type I) TSOP (Type I), Copper Leadframe, Lead-free

