

PIN CONFIGURATIONS


48-Pin mini BGA (6mm x 8mm), 1 CS

Α Α0 A2 LB# OE# A1 NC. В (UB# 1/08 А3 A4 CS# (1/00 (1/010) С 1/09 A5 A6 1/01 1/02 D GND) (1/011 (A17 A7 1/03 (VDD Ε vdd) (1/012) NC A16 1/04 (GND F (1/014) (1/013 (A14 A15 1/05 (1/06 G 1/015 NC (A12 (A13 WE# 1/07 Н A8 Α9 A10 NC A18 A11

48-Pin mini BGA (6mm x 8mm), 2 CS

	1	2	3	4	5	6
Α	LB#	OE#	(A0)	(A1)	(A2)	CS2
В	(I/O8)	UB#	(A3)	(A4)	CS1#	(I/O0
С	1/09	(I/O10)	(A5)	(A6)	(I/O1)	I/O2
D	GND	(I/O11)	(A17)	(A7)	I/O3	VDD
E	VDD	(I/O12)	NC	(A16)	1/04	GND
F	(1/014)	(I/O13)	(A14)	(A15)	(I/O5)	(I/O6)
G	(I/O15)	NC	(A12)	(A13)	WE#	(1/07)
н	(A18)	(A8)	(A9)	(A10)	(A11)	NC

44-Pin TSOP (TYPE II)



PIN DESCRIPTIONS

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CS# or CS1# & CS2	Chip Enable Inputs
OE#	Output Enable Input
WE#	Write Enable Input
LB#	Lower-byte Control (I/O0-I/O7)
UB#	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground



FUNCTION DESCRIPTION

SRAM is one of random access memories. Each byte or word has an address and can be accessed randomly. SRAM has three different modes supported. Each function is described below with Truth Table.

All function description including Table is based on 2 Chip Select option.

STANDBY MODE

Device enters standby mode when deselected (CS1# HIGH or CS2 LOW or both UB# and LB# are HIGH). The input and output pins (I/O0-15) are placed in a high impedance state. The current consumption in this mode will be ISB1 or ISB2. CMOS input in this mode will maximize saving power.

WRITE MODE

Write operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input LOW. The input and output pins (I/O0-15) are in data input mode. Output buffers are closed during this time even if OE# is LOW. UB# and LB# enables a byte write feature. By enabling LB# LOW, data from I/O pins (I/O0 through I/O7) are written into the location specified on the address pins. And with UB# being LOW, data from I/O pins (I/O8 through I/O15) are written into the location.

READ MODE

Read operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input HIGH. When OE# is LOW, output buffer turns on to make data output. Any input to I/O pins during READ mode is not permitted. UB# and LB# enables a byte read feature. By enabling LB# LOW, data from memory appears on I/O0-7. And with UB# being LOW, data from memory appears on I/O8-15.

In the READ mode, output buffers can be turned off by pulling OE# HIGH. In this mode, internal device operates as READ but I/Os are in a high impedance state. Since device is in READ mode, active current is used.

TRUTH TABLE

Mode	CS1#	CS2	WE#	OE#	LB#	UB#	1/00-1/07	I/O8-I/O15	VDD Current
	Н	X	Х	Х	Х	Х	High-Z	High-Z	
Not Selected	Х	L	Χ	Х	X	X	High-Z	High-Z	ISB2
	Χ	Χ	Χ	X	Н	Н	High-Z	High-Z	
Output Disabled	L	Η	Н	Н	L	X	High-Z	High-Z	ICC,ICC1
Output Disabled	L	Ι	Н	Н	X	L	High-Z	High-Z	100,1001
	L	Н	Н	L	L	Н	DOUT	High-Z	
Read	L	Н	Н	L	Н	L	High-Z	DOUT	ICC,ICC1
	L	Η	Н	L	L	L	DOUT	DOUT	
	L	Н	L	X	L	Н	DIN	High-Z	
Write	L	Η	L	X	Н	L	High-Z	DIN	ICC,ICC1
	Ĺ	Η	Ĺ	X	Ĺ	Ĺ	DIN	DIN	



ABSOLUTE MAXIMUM RATINGS AND OPERATING RANGE

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to GND	-0.5 to $V_{DD} + 0.5V$	V
V_{DD}	V _{DD} Related to GND	-0.3 to 4.0	V
tStg	Storage Temperature	-65 to +150	°C
PT	Power Dissipation	1.0	W

Notes:

OPERATING RANGE(1)

Range	Ambient Temperature	PART NUMBER	SPEED (MAX)	VDD(MIN)	VDD(TYP)	VDD(MAX)
Commercial	0°C to +70°C		55ns	1.65V	1.8V	2.2V
Industrial	-40°C to +85°C	~ALL	55ns	1.65V	1.8V	2.2V
Automotive	-40°C to +125°C	7	55ns	1.65V	1.8V	2.2V
Commercial	0°C to +70°C		45ns	2.2V	3.0V	3.6V
Industrial	-40°C to +85°C	~BLL	45ns	2.2V	3.0V	3.6V
Automotive	-40°C to +125°C	7	55ns	2.2V	3.0V	3.6V

Note:

PIN CAPACITANCE (1)

Parameter	Symbol	Test Condition	Max	Units
Input capacitance	C _{IN}	$T_A = 25$ °C, $f = 1$ MHz, $V_{DD} = V_{DD}(typ)$	6	pF
DQ capacitance (IO0–IO15)	C _{I/O}		8	pF

Note:

THERMAL CHARACTERISTICS (1)

THERMAL STARAGIERIOTIOS			
Parameter	Symbol	Rating	Units
Thermal resistance from junction to ambient (airflow = 1m/s)	R _{θJA}	TBD	°C/W
Thermal resistance from junction to pins	R _θ JB	TBD	°C/W
Thermal resistance from junction to case	Rejc	TBD	°C/W

^{1.} Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

^{1.} Full device AC operation assumes a 100 μs ramp time from 0 to Vcc(min) and 200 μs wait time after Vcc stabilization.

^{1.} These parameters are guaranteed by design and tested by a sample basis only.

^{1.} These parameters are guaranteed by design and tested by a sample basis only.




AC TEST CONDITIONS (OVER THE OPERATING RANGE)


Parameter	Unit (1.65V~2.2V)	Unit (2.2V~3.6V)	
Input Pulse Level	0V to V _{DD} -0.2V	0V to V _{DD} -0.3V	
Input Rise and Fall Time	1V/ns	1V/ns	
Output Timing Reference Level	0.9V	½ V _{DD}	
R1	13500	1005	
R2	10800	820	
V _{ТМ}	1.8V	3.0V	
Output Load Conditions	Refer to Figure 1 and 2		

OUTPUT LOAD CONDITIONS FIGURES

FIGURE 1

FIGURE 2







DC ELECTRICAL CHARACTERISTICS

DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

$VDD = 1.65V \sim 2.2V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	I _{OH} = -0.1 mA	1.4	_	V
Vol	Output LOW Voltage	I _{OL} = 0.1 mA	_	0.2	V
V _{IH} ⁽¹⁾	Input HIGH Voltage		1.4	$V_{DD} + 0.2$	V
V _{IL} (1)	Input LOW Voltage		-0.2	0.4	V
ILI	Input Leakage	GND < V _{IN} < V _{DD}	– 1	1	μA
ILO	Output Leakage	GND < V _{IN} < V _{DD} , Output Disabled	– 1	1	μΑ

Notes:

DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

$VDD = 2.2V \sim 3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$2.2 \le V_{DD} < 2.7$, $I_{OH} = -0.1 \text{ mA}$	2.0	_	V
		$2.7 \le V_{DD} \le 3.6$, $I_{OH} = -1.0 \text{ mA}$	2.4	_	V
Vol	Output LOW Voltage	$2.2 \le V_{DD} < 2.7$, $I_{OL} = 0.1 \text{ mA}$		0.4	V
		$2.7 \le V_{DD} \le 3.6$, $I_{OL} = 2.1 \text{ mA}$	_	0.4	V
V _{IH} ⁽¹⁾	Input HIGH Voltage	2.2 ≤ V _{DD} < 2.7	1.8	V _{DD} + 0.3	V
		$2.7 \le V_{DD} \le 3.6$	2.0	V _{DD} + 0.3	V
V _{IL} (1)	Input LOW Voltage	2.2 ≤ V _{DD} < 2.7	-0.3	0.6	V
		$2.7 \le V_{DD} \le 3.6$	-0.3	0.8	V
Iц	Input Leakage	GND < V _{IN} < V _{DD}	-1	1	μΑ
ILO	Output Leakage	GND < V _{IN} < V _{DD} , Output Disabled	-1	1	μΑ

VILL(min) = -1.0V AC (pulse width < 10ns). Not 100% tested.
 VIHH (max) = VDD + 1.0V AC (pulse width < 10ns). Not 100% tested.

VILL(min) = -2.0V AC (pulse width < 10ns). Not 100% tested.
 VIHH (max) = VDD + 2.0V AC (pulse width < 10ns). Not 100% tested.



DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

 $IS62/65WV51216HALL (VDD = 1.65V \sim 2.2V)$

Symbol	Parameter	Test Conditions	Gra	de	Тур ⁽¹⁾	Max	Unit
V _{DD} Dynamic			Com.		-	25	
ICC Operating Supply Current	$V_{DD} = V_{DD}$ (max), $I_{OUT} = 0$ mA, $f = f_{max}$	Inc	l.	-	25	mA	
		Auto. A3		-	25		
V _{DD} Static Operating Supply	V _{DD} Static		Со		-	6	
	Operating Supply	$V_{DD} = V_{DD} \text{ (max)}, I_{OUT} = 0\text{mA},$ $f = 0$	Ind.		-	6	mA
	Current		Auto. A3		-	6	
		$V_{DD} = V_{DD} (max),$ $(1) 0V \le CS2 \le 0.2V$		25°C	3.2	6	
	CMOS Standby		Com.	40°C	3.4	8	
ISB2	Current (CMOS	or (2) CS1# ≥ V _{DD} - 0.2V, CS2 ≥ V _{DD} - 0.2V		70°C	5.0	11	μΑ
	Inputs)	or (3) LB# and UB# ≥ V _{DD} - 0.2V	Ind.	85°C	6.6	14	
		(3) LB# and UB# \geq V _{DD} - 0.2V CS1# \leq 0.2V, CS2 \geq V _{DD} - 0.2V, f = 0		125°C	18.0	35	

Notes:

- 1. Typical value indicates the value for the center of distribution at $V_{DD}=V_{DD}$ (Typ.), and not 100% tested.
- 2. Maximum value at 25°C, 40°C are guaranteed by design, and not 100% tested.

DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

 $IS62/65WV51216HBLL (VDD = 2.2V \sim 3.6V)$

Symbol	Parameter	Test Conditions	Gra	de	Typ ⁽¹⁾	Max	Unit
ICC V _{DD} Dynamic Operating Supply Current		Com.		-	25		
	$V_{DD} = V_{DD} \text{ (max), } I_{OUT} = 0\text{mA,}$ $f = f_{max}$	Inc	l.	-	25	mA	
	Current	· · · · · · · · · · · · · · · · · · ·	Auto. A3		-	25	
V _{DD} Static ICC1 Operating Supply		Com.		-	6		
	Operating Supply	$V_{DD} = V_{DD} \text{ (max)}, I_{OUT} = 0\text{mA},$ $f = 0$	Ind.			6	mA
	Current		Auto. A3		-	6	
		$V_{DD} = V_{DD}$ (max),		25°C	3.2	6	
CMOS Standby ISB2 Current (CMOS	CMOS Standby	(1) 0V ≤ CS2 ≤ 0.2V	Com.	40°C	3.4	8	
	Current (CMOS	Current (CMOS or (2) CS1# > Vpp - 0.2V CS2 > Vpp - 0.2V		70°C	5.0	11	μΑ
	Inputs)		Ind.	85°C	6.6	14	
		$CS1\# \le 0.2V$, $CS2 \ge V_{DD} - 0.2V$, $f = 0$	Auto. A3	125°C	18.0	35	

- 1. Typical value indicates the value for the center of distribution at V_{DD}=V_{DD} (Typ.), and not 100% tested.
- 2. Maximum value at 25°C, 40°C are guaranteed by design, and not 100% tested.



AC CHARACTERISTICS⁽⁶⁾ (OVER OPERATING RANGE)

READ CYCLE AC CHARACTERISTICS

Parameter	Symbol	45ns		55ns		unit	notos
Farameter	Symbol	Min	Max	Min	Max	unit	notes
Read Cycle Time	tRC	45	-	55	-	ns	1,5
Address Access Time	tAA	-	45	-	55	ns	1
Output Hold Time	tOHA	10	-	10	-	ns	1
CS1#, CS2 Access Time	tACS1/ACS2	-	45	-	55	ns	1
UB#, LB# Access Time	tBA	-	45	-	55	ns	1
OE# Access Time	tDOE	-	20	-	25	ns	1
OE# to High-Z Output	tHZOE	-	15	-	20	ns	2
OE# to Low-Z Output	tLZOE	5	-	5	-	ns	2
CS1#, CS2 to High-Z Output	tHZCS	-	15	-	20	ns	2
CS1#, CS2 to Low-Z Output	tLZCS	10	-	10	-	ns	2
UB#, LB# to High-Z Output	tHZB	-	15	-	20	ns	2
UB#, LB# to Low-Z Output	tLZB	10	-	10	-	ns	2

WRITE CYCLE AC CHARACTERISTICS


Parameter	Symbol	45ns		55ns		unit	notes	
Farameter	Syllibol	Min	Max	Min	Min	unit	notes	
Write Cycle Time	tWC	45	-	55	1	ns	1,3,5	
CS1#, CS2 to Write End	tSCS1/SCS2	35	-	40	1	ns	1,3	
Address Setup Time to Write End	tAW	35	-	40	1	ns	1,3	
UB#,LB# to Write End	tPWB	35	-	40	-	ns	1,3	
Address Hold from Write End	tHA	0	-	0	1	ns	1,3	
Address Setup Time	tSA	0	-	0	-	ns	1,3	
WE# Pulse Width	tPWE	35	-	40	-	ns	1,3,4	
Data Setup to Write End	tSD	20	-	25	-	ns	1,3	
Data Hold from Write End	tHD	0	-	0	-	ns	1,3	
WE# LOW to High-Z Output	tHZWE	-	15	-	20	ns	2,3	
WE# HIGH to Low-Z Output	tLZWE	5	-	5	-	ns	2,3	

- 1. Tested with the load in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. tHZOE, tHZCS, tHZB, and tHZWE transitions are measured when the output enters a high impedance state. Not 100% tested.
- 3. The internal write time is defined by the overlap of CS1# = LOW, CS2=HIGH, UB# or LB# = LOW, and WE# = LOW. All four conditions must be in valid states to initiate a Write, but any condition can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 4. tPWE > tHZWE + tSD when OE# is LOW.
- Address inputs must meet V_{IH} and V_{IL} SPEC during this period. Any glitch or unknown inputs are not permitted. Unknown input with standby mode is acceptable.
- Data retention characteristics are defined later in DATA RETENTION CHARACTERISTICS.



Timing Diagram


READ CYCLE NO. 1⁽¹⁾ (ADDRESS CONTROLLED, CS1# = OE# = UB# = LB# = LOW, CS2 = WE# = HIGH)



Note:

1. The device is continuously selected.

READ CYCLE NO.2⁽¹⁾ (OE# CONTROLLED, WE# = HIGH)




Notes:

1. Address is valid prior to or coincident with CS1# LOW or CS2 HIGH transition.




WRITE CYCLE NO.1 (1, 2) (CS1#, CS2 Controlled, OE# = HIGH or LOW)



Notes:

- 1. tHZWE is based on the assumption when tSA=0nS after READ operation. Actual DOUT for tHZWE may not appear if OE# goes high before Write Cycle. tHZOE is the time DOUT goes to High-Z after OE# goes high.
- 2. During this period the I/Os are in output state. Do not apply input signals.


WRITE CYCLE NO. 2^(1,2) (WE# CONTROLLED: OE# IS HIGH DURING WRITE CYCLE)



- 1. tHZOE is the time DOUT goes to High-Z after OE# goes high.
- 2. During this period the I/Os are in output state. Do not apply input signals.



WRITE CYCLE NO. 3⁽¹⁾ (WE# CONTROLLED: OE# IS LOW DURING WRITE CYCLE)




Note:

If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the
previous READ operation will drive IO BUS.



WRITE CYCLE NO. 4^(1, 2, 3) (UB# & LB# Controlled, OE# = LOW)



- If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the
 previous READ operation will drive IO BUS.
- 2. Due to the restriction of note1, OE# is recommended to be HIGH during write period.
- 3. WE# stays LOW in this example. If WE# toggles, tPWE and tHZWE must be considered.




DATA RETENTION CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	V _{DD} for Data Retention	See Data Retention Waveform		1.5	-	-	V
$V_{DD} = MAX$,		25°C	-	3.2	5.5		
I _{DR} Da	Data Retention Current	CS1# \geq V _{DD} − 0.2V or CS2 \leq 0.2V or (LB# and UB#) \geq V _{DD} - 0.2V,	85°C	-	-	13	uA
		$VIN \le 0.2V$ or $VIN \ge V_{DD} - 0.2V$	125°C	-	-	33	
t _{SDR} (2)	Data Retention Setup Time	See Data Retention Waveform		0	-	-	ns
t _{RDR}	Recovery Time	See Data Retention Waveform		tRC	-	-	ns


Notes:

- 1. Typical value indicates the value for the center of distribution at V_{DD} = V_{DR} (min.), and not 100% tested.
- 2. VDD power down slope must be longer than 100 us/volt when enter into Data Retention Mode.

DATA RETENTION WAVEFORM (CS1# CONTROLLED)




DATA RETENTION WAVEFORM (CS2 CONTROLLED)





DATA RETENTION WAVEFORM (UB# AND LB# CONTROLLED)



- 1. CS2 must satisfy either CS2 \geq VDD -0.2V or CS2 \leq 0.2V
- 2. CS1# must satisfy either CS1# \geq VDD 0.2V or CS1# \leq 0.2V



ORDERING INFORMATION

IS62/65WV51216HALL (1.65V - 2.2V)

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
55	IS62WV51216HALL-55TL	TSOP (Type II), Lead-free
55	IS62WV51216HALL-55B	mini BGA (6mm x 8mm), 1 CS Option
55	IS62WV51216HALL-55BL	mini BGA (6mm x 8mm), 1 CS Option, Lead-free
55	IS62WV51216HALL-55B2	mini BGA (6mm x 8mm), 2 CS Option
55	IS62WV51216HALL-55B2L	mini BGA (6mm x 8mm), 2 CS Option, Lead-free

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV51216HALL-55TLI	TSOP (Type II), Lead-free
55	IS62WV51216HALL-55BI	mini BGA (6mm x 8mm), 1 CS Option
55	IS62WV51216HALL-55BLI	mini BGA (6mm x 8mm), 1 CS Option, Lead-free
55	IS62WV51216HALL-55B2I	mini BGA (6mm x 8mm), 2 CS Option
55	IS62WV51216HALL-55B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free

AUTOMOTIVE RANGE (A3): -40°C TO +125°C

*PLEASE CONTACT ISSI MARKETING



IS62/65WV51216HBLL (2.2V - 3.6V)

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
45	IS62WV51216HBLL-45TL	TSOP (Type II), Lead-free
45	IS62WV51216HBLL-45B	mini BGA (6mm x 8mm), 1 CS Option
45	IS62WV51216HBLL-45BL	mini BGA (6mm x 8mm), 1 CS Option, Lead-free
45	IS62WV51216HBLL-45B2	mini BGA (6mm x 8mm), 2 CS Option
45	IS62WV51216HBLL-45B2L	mini BGA (6mm x 8mm), 2 CS Option, Lead-free

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS62WV51216HBLL-45TLI	TSOP (Type II), Lead-free
45	IS62WV51216HBLL-45BI	mini BGA (6mm x 8mm), 1 CS Option
45	IS62WV51216HBLL-45BLI	mini BGA (6mm x 8mm), 1 CS Option, Lead-free
45	IS62WV51216HBLL-45B2I	mini BGA (6mm x 8mm), 2 CS Option
45	IS62WV51216HBLL-45B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free

Automotive Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
55	IS65WV51216HBLL-55CTLA3	TSOP (Type II), Lead-free, Copper Lead-frame
55	IS65WV51216HBLL-55BA3	mini BGA (6mm x 8mm), 1 CS Option
55	IS65WV51216HBLL-55BLA3	mini BGA (6mm x 8mm), 1 CS Option, Lead-free
55	IS65WV51216HBLL-55B2A3	mini BGA (6mm x 8mm), 2 CS Option
55	IS65WV51216HBLL-55B2LA3	mini BGA (6mm x 8mm), 2 CS Option, Lead-free



PACKAGE INFORMATION

