

Absolute Maximium Rating

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	522 ①	
I _D @ T _C = 100°C	369 ①		
$I_D @ T_C = 100^{\circ}C$ Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited) $I_D @ T_C = 25^{\circ}C$ Continuous Drain Current, $V_{GS} @ 10V$ (Wire Bond Limited)		240	A
I _{DM}	Pulsed Drain Current ②	1200*]
P _D @T _C = 25°C	Maximum Power Dissipation	375	W
	Linear Derating Factor	2.5	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	1

Avalanche Characteristics

EAS (Thermally limited)	Single Pulse Avalanche Energy 3	764	m
EAS (Thermally limited)	Single Pulse Avalanche Energy	1454	mJ
I _{AR}	Avalanche Current ②	Soo Eig 15, 16, 220, 22h	А
E _{AR}	Repetitive Avalanche Energy ②	See Fig 15, 16, 23a, 23b	mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ ext{ heta}JC}$	Junction-to-Case ®		0.4	°C/W
$R_{ heta JA}$	Junction-to-Ambient ®		40	C/W

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	40			V	V _{GS} = 0V, I _D = 250µA
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		26		mV/°C	Reference to 25°C, I_D = 2mA $@$
D	Static Drain-to-Source On-Resistance		0.55	0.75		V _{GS} = 10V, I _D = 100A ⑤
R _{DS(on)}	Static Drain-to-Source On-Resistance		0.93		mΩ	V _{GS} = 6V, I _D = 50A ⑤
V _{GS(th)}	Gate Threshold Voltage	2.2	3.0	3.9	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
	Drain to Source Lookage Current			1.0		V _{DS} =40 V, V _{GS} = 0V
I _{DSS}	Drain-to-Source Leakage Current			150	μA	V _{DS} =40V,V _{GS} = 0V,T _J =125°C
1	Gate-to-Source Forward Leakage			100	۳Å	V _{GS} = 20V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V
R _G	Gate Resistance		2.2		Ω	

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 240A by source bonding technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by T_{Jmax} , starting $T_J = 25^{\circ}C$, L = 153µH, R_G = 50 Ω , I_{AS} = 100A, V_{GS} =10V.
- $\label{eq:ISD} \textcircled{4mu} I_{SD} \leq 100A, \ di/dt \leq 1403A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_J \leq 175^\circ C.$
- \odot C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- \odot C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- $\label{eq:rescaled} \$ R_{\theta} \text{ is measured at } T_{J} \text{ approximately } 90^{\circ}\text{C}.$
- (9) Limited by T_{Jmax} , starting $T_J = 25^{\circ}$ C, L = 1mH, $R_G = 50\Omega$, $I_{AS} = 54A$, $V_{GS} = 10V$.
- When mounted on 1" square PCB (FR-4 or G-10 Material). Please refer to AN-994 for more details: <u>http://www.irf.com/technical-info/appnotes/an-994.pdf</u>
- * Pulse drain current is limited at 960A by source bonding technology.




IRFS7430-7PPbF


Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	176			S	V _{DS} = 10V, I _D =100A
Qg	Total Gate Charge		305	460		I _D = 100A
Q _{gs}	Gate-to-Source Charge		84		nC	V _{DS} = 20V
Q _{gd}	Gate-to-Drain Charge		96			V _{GS} = 10V⑤
Q _{sync}	Total Gate Charge Sync. (Qg– Qgd)		209			
d(on)	Turn-On Delay Time		28			V _{DD} = 20V
·r	Rise Time		79			I _D = 30A
d(off)	Turn-Off Delay Time		161		ns	R _G = 2.7Ω
f	Fall Time		93			V _{GS} = 10V⑤
C _{iss}	Input Capacitance		13975			V _{GS} = 0V
C _{oss}	Output Capacitance		2140			V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance		1438		pF	f = 1.0MHz, See Fig.7
Coss eff.(ER)	Effective Output Capacitance (Energy Relat- ed)		2620			V _{GS} = 0V, VDS = 0V to 32V⑦ See Fig.11
C _{oss eff.(TR)}	Output Capacitance (Time Related)		3306			$V_{GS} = 0V, VDS = 0V \text{ to } 32V$
	racteristics					
Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
s	Continuous Source Current			522 ①		MOSFET symbol

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
ls	Continuous Source Current (Body Diode)①			522 ①		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①			1200*		integral reverse et al.
V _{SD}	Diode Forward Voltage		0.8	1.2	V	$T_{J} = 25^{\circ}C, I_{S} = 100A, V_{GS} = 0V$ (5)
dv/dt	Peak Diode Recovery dv/dt④		1.6		V/ns	$T_{\rm J} = 175^{\circ}C, I_{\rm S} = 100A, V_{\rm DS} = 40V$ (5)
			50			$T_{J} = 25^{\circ}C \qquad V_{DD} = 34V$
t _{rr}	Reverse Recovery Time		58		ns	<u>T_J = 125°C</u> I _F = 100A,
0			59			<u>T」= 25°C</u> di/dt = 100A/µs ⑤
Q _{rr}	Reverse Recovery Charge		72		nC	<u>T_J = 125°C</u>
I _{RRM}	Reverse Recovery Current		2.2		Α	T」 = 25°C










Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage

www.irf.com © 2014 International Rectifier

IRFS7430-7PPbF




Fig 4. Typical Output Characteristics




Fig 6. Normalized On-Resistance vs. Temperature







Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage

4












Fig 11. Drain-to-Source Breakdown Voltage




Fig 13. Typical On-Resistance vs. Drain Current




Fig 10. Maximum Safe Operating Area




Fig 12. Typical Coss Stored Energy






Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Avalanche Current vs. Pulse width




Fig 16. Maximum Avalanche Energy vs. Temperature

www.irf.com © 2014 International Rectifier

Notes on Repetitive Avalanche Curves , Figures 15, 16: (For further info, see AN-1005 at www.irf.com) 1.Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.

- 2. Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
 - t_{av} = Average time in avalanche.
 - D = Duty cycle in avalanche = tav f

- $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$
- E_{AS (AR)} = P_{D (ave)}.t_{av}

Submit Datasheet Feedback

6

$$[\]label{eq:thjc} \begin{split} Z_{thJC}(D,\,t_{av}) &= \text{Transient thermal resistance, see Figures 13} \\ &\quad \text{PD (ave)} = 1/2 \;(\; 1.3 \cdot \text{BV} \cdot I_{av}) = \Delta T/\; Z_{thJC} \end{split}$$






Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt




Fig 21. Typical Stored Charge vs. dif/dt

7




Fig 18. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt



IRFS7430-7PPbF




Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs






Fig 23a. Unclamped Inductive Test Circuit










Fig 25a. Gate Charge Test Circuit








Fig 24b. Switching Time Waveforms






Fig 25b. Gate Charge Waveform



D²Pak-7Pin Package Outline (Dimensions are shown in millimeters (inches))





S			SIONS		
Ň			N		
S ¥ ₿ 0	MILLIM	ETERS	INC	HES	OTES
Ľ	MIN,	MAX.	MIN.	MAX.	S
Α	4.06	4.83	.160	.190	
A1	-	0.254	-	.010	
ь	0.51	0.99	.020	.036	
b1	0.51	0.89	.020	.032	5
с	0,38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	-	.270		4
Е	9.65	10.67	.380	.420	3,4
E1	6.22	-	.245		4
е	1,27	BSC	.050	BSC	
н	14.61	15.88	.575	.625	
L	1.78	2.79	.070	.110	
L1	-	1.68	-	.066	4
L2	-	1.78	-	.070	
L3	0.25	BSC	.010	BSC	
L4	4.78	5.28	.188	.208	


- NOTES:
- 1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.
- DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7, CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263CB.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

9




D²Pak-7Pin Part Marking Information



D2Pak-7Pin Tape and Reel


NOTES, TAPE & REEL, LABELLING:

- 1. TAPE AND REEL
 - 1.1 REEL SIZE 13 INCH DIAMETER,
 - 1.2 EACH REEL CONTAINING 800 DEVICES.
 - 1.3 THERE SHALL BE A MINIMUM OF 42 SEALED POCKETS CONTAINED IN THE LEADER AND A MINIMUM OF 15 SEALED POCKETS IN THE TRAILER.
 - 1.4 PEEL STRENGTH MUST CONFORM TO THE SPEC. NO. 71-9667.
 - 1.5 PART ORIENTATION SHALL BE AS SHOWN BELOW.
 - 1.6 REEL MAY CONTAIN A MAXIMUM OF TWO UNIQUE LOT CODE/DATE CODE COMBINATIONS. LOT CODE/DATE CODE COMBINATIONS. REWORKED REELS MAY CONTAIN A MAXIMUM OF THREE UNIQUE LOT CODE/DATE CODE COMBINATIONS. HOWEVER, THE LOT CODES AND DATE CODES WITH THER RESPECTIVE QUANTITIES SHALL APPEAR ON THE BAR CODE LABEL FOR THE AFFECTED REEL.



- 2. LABELLING (REEL AND SHIPPING BAG).

 - 2.1 CUST. PART NUMBER (BAR CODE): IRFXXXXSTRL-7P 2.2 CUST. PART NUMBER (TEXT CODE): IRFXXXXSTRL-7P
 - 2.3 I.R. PART NUMBER: IRFXXXXSTRL-7P
 - 2.4 QUANTITY:
 - 2.5 VENDOR CODE; IR
 - 2.6 LOT CODE: 2.7 DATE CODE:



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information[†]

	Industrial			
Qualification Level	(per JEDEC JESD47F) ^{††}			
Moisture Sensitivity Level	D ² Pak-7Pin	MSL1		
RoHS Compliant	Yes			

+ Qualification standards can be found at International Rectifier's web site: <u>http://www.irf.com/product-info/reliability/</u>

t Applicable version of JEDEC standard at the time of product release.

Revision History

Date	Comments
11/6/2014	 Updated E_{AS (L=1mH)} = 1454mJ on page 2
11/0/2014	 Updated note 9 "Limited by T_{Jmax}, starting T_J = 25°C, L = 1mH, R_G = 50Ω, I_{AS} = 54A, V_{GS} =10V". on page 2



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA To contact International Rectifier, please visit <u>http://www.irf.com/whoto-call/</u>

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.