

Dynamic Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C_{ISS}	Input Capacitance	$V_{GS} = 0\text{ V}, V_{DS} = 50\text{ V}$		360	420	pF
C_{OSS}	Output Capacitance			210	310	
C_{RSS}	Reverse Transfer Capacitance			3.2	4.8	
R_G	Gate Resistance			0.4		Ω
Q_G	Total Gate Charge	$V_{DS} = 50\text{ V}, I_D = 11\text{ A}$		3.4	4.5	nC
Q_{GS}	Gate-to-Source Charge			1.1		
Q_{GD}	Gate-to-Drain Charge			0.55	1	
$Q_{G(TH)}$	Gate Charge at Threshold			0.7		
Q_{OSS}	Output Charge	$V_{GS} = 0\text{ V}, V_{DS} = 50\text{ V}$		16	24	
Q_{RR}	Source-Drain Recovery Charge			0		

All measurements were done with substrate connected to source.

Note 2: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} .

Note 3: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS} .


Figure 1: Typical Output Characteristics at 25°C 

Figure 2: Transfer Characteristics




Figure 3: $R_{DS(on)}$ vs. V_{GS} for Various Drain CurrentsFigure 4: $R_{DS(on)}$ vs. V_{GS} for Various Temperatures

Figure 5a: Capacitance (Linear Scale)




Figure 5b: Capacitance (Log Scale)




Figure 6: Gate Charge




Figure 7: Reverse Drain-Source Characteristics




Figure 8: Normalized On-State Resistance vs. Temperature





Figure 9: Normalized Threshold Voltage vs. Temperature



All measurements were done with substrate shorted to source.

Figure 10: Gate Current




Figure 11: Transient Thermal Response Curves






Figure 12: Safe Operating Area



TAPE AND REEL CONFIGURATION


4 mm pitch, 8 mm wide tape on 7" reel



EPC2016C (note 1)			
Dimension (mm)	target	min	max
a	8.00	7.90	8.30
b	1.75	1.65	1.85
c (see note)	3.50	3.45	3.55
d	4.00	3.90	4.10
e	4.00	3.90	4.10
f (see note)	2.00	1.95	2.05
g	1.5	1.5	1.6

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.
 Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


DIE MARKINGS




Part Number	Laser Markings		
	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3
EPC2016C	2016	YYYY	ZZZZ

DIE OUTLINE

Solder Bar View



Side View



DIM	MICROMETERS		
	MIN	Nominal	MAX
A	2076	2106	2136
B	1602	1632	1662
C	1379	1382	1385
d	577	580	583
e	235	250	265
f	195	200	205
g	400	400	400


Pad no. 1 is Gate;

Pads no. 3, 5 are Drain;

Pads no. 4, 6 are Source;

Pad no. 2 is Substrate.*

*Substrate pin should be connected to Source

**RECOMMENDED
LAND PATTERN**(units in μm)

The land pattern is solder mask defined.


Pad no. 1 is Gate;

Pads no. 3, 5 are Drain;

Pads no. 4, 6 are Source;

Pad no. 2 is Substrate. *

*Substrate pin should be connected to Source

**RECOMMENDED
STENCIL DRAWING**(measurements in μm)Recommended stencil should be 4mil (100 μm)

thick, must be laser cut, opening per drawing.

The corner has a radius of R60

Intended for use with SAC305 Type 3 solder,
reference 88.5% metals content.

Additional assembly resources available at

<https://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx>

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: epc-co.com/epc/AboutEPC/Patents.aspx

Information subject to
change without notice.
Revised April, 2021