

1 Ordering Information

Table 1.1 (p. 2) shows the available EFM32LG840 devices.

Table 1.1. Ordering Information

Ordering Code	Flash (kB)	RAM (kB)	Max Speed (MHz)	Supply Voltage (V)	Temperature (°C)	Package
EFM32LG840F64-QFN64	64	32	48	1.85 - 3.8	-40 - 85	QFN64
EFM32LG840F128-QFN64	128	32	48	1.85 - 3.8	-40 - 85	QFN64
EFM32LG840F256-QFN64	256	32	48	1.85 - 3.8	-40 - 85	QFN64

Visit www.silabs.com for information on global distributors and representatives.




2 System Summary

2.1 System Introduction

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM Cortex-M3, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32LG microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also shows a summary of the configuration for the EFM32LG840 devices. For a complete feature set and indepth information on the modules, the reader is referred to the EFM32LG Reference Manual.

A block diagram of the EFM32LG840 is shown in Figure 2.1 (p. 3).

Figure 2.1. Block Diagram



2.1.1 ARM Cortex-M3 Core

The ARM Cortex-M3 includes a 32-bit RISC processor which can achieve as much as 1.25 Dhrystone MIPS/MHz. A Memory Protection Unit with support for up to 8 memory segments is included, as well as a Wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep. The EFM32 implementation of the Cortex-M3 is described in detail in EFM32 Cortex-M3 Reference Manual.

2.1.2 Debug Interface (DBG)

This device includes hardware debug support through a 2-pin serial-wire debug interface and an Embedded Trace Module (ETM) for data/instruction tracing. In addition there is also a 1-wire Serial Wire Viewer pin which can be used to output profiling information, data trace and software-generated messages.

2.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32LG microcontroller. The flash memory is readable and writable from both the Cortex-M3 and DMA. The flash memory is divided



into two blocks; the main block and the information block. Program code is normally written to the main block. Additionally, the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 and EM1.

2.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving for instance data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230 μ DMA controller licensed from ARM.

2.1.5 Reset Management Unit (RMU)

The RMU is responsible for handling the reset functionality of the EFM32LG.

2.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32LG microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

2.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EFM32LG. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

2.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a software failure.

2.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

2.1.10 Inter-Integrated Circuit Interface (I2C)

The I²C module provides an interface between the MCU and a serial I²C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I²C module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.



2.1.11 Universal Synchronous/Asynchronous Receiver/Transmitter (US-ART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

2.1.12 Pre-Programmed UART Bootloader

The bootloader presented in application note AN0003 is pre-programmed in the device at factory. Autobaud and destructive write are supported. The autobaud feature, interface and commands are described further in the application note.

2.1.13 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUARTTM, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/ s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

2.1.14 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output. TIMER0 also includes a Dead-Time Insertion module suitable for motor control applications.

2.1.15 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

2.1.16 Backup Real Time Counter (BURTC)

The Backup Real Time Counter (BURTC) contains a 32-bit counter and is clocked either by a 32.768 kHz crystal oscillator, a 32.768 kHz RC oscillator or a 1 kHz ULFRCO. The BURTC is available in all Energy Modes and it can also run in backup mode, making it operational even if the main power should drain out.

2.1.17 Low Energy Timer (LETIMER)

The unique LETIMERTM, the Low Energy Timer, is a 16-bit timer that is available in energy mode EM2 in addition to EM1 and EM0. Because of this, it can be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. It is also connected to the Real Time Counter (RTC), and can be configured to start counting on compare matches from the RTC.

2.1.18 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn SolN pin as external clock source. The module may operate in energy mode EM0 – EM3.



2.1.19 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

2.1.20 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

2.1.21 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 8 external pins and 6 internal signals.

2.1.22 Digital to Analog Converter (DAC)

The Digital to Analog Converter (DAC) can convert a digital value to an analog output voltage. The DAC is fully differential rail-to-rail, with 12-bit resolution. It has two single ended output buffers which can be combined into one differential output. The DAC may be used for a number of different applications such as sensor interfaces or sound output.

2.1.23 Operational Amplifier (OPAMP)

The EFM32LG840 features 3 Operational Amplifiers. The Operational Amplifier is a versatile general purpose amplifier with rail-to-rail differential input and rail-to-rail single ended output. The input can be set to pin, DAC or OPAMP, whereas the output can be pin, OPAMP or ADC. The current is programmable and the OPAMP has various internal configurations such as unity gain, programmable gain using internal resistors etc.

2.1.24 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSETM), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

2.1.25 Backup Power Domain

The backup power domain is a separate power domain containing a Backup Real Time Counter, BURTC, and a set of retention registers, available in all energy modes. This power domain can be configured to automatically change power source to a backup battery when the main power drains out. The backup power domain enables the EFM32LG840 to keep track of time and retain data, even if the main power source should drain out.

2.1.26 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK



cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

2.1.27 General Purpose Input/Output (GPIO)

In the EFM32LG840, there are 56 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

2.1.28 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of driving a segmented LCD display with up to 8x20 segments. A voltage boost function enables it to provide the LCD display with higher voltage than the supply voltage for the device. In addition, an animation feature can run custom animations on the LCD display without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

2.2 Configuration Summary

The features of the EFM32LG840 is a subset of the feature set described in the EFM32LG Reference Manual. Table 2.1 (p. 7) describes device specific implementation of the features.

Table 2.1. Configuration Summary

Module	Configuration	Pin Connections
Cortex-M3	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO, DBG_SWO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
CMU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
I2C1	Full configuration	I2C1_SDA, I2C1_SCL
USART0	Full configuration with IrDA	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with I2S	US1_TX, US1_RX, US1_CLK, US1_CS
USART2	Full configuration with I2S	US2_TX, US2_RX, US2_CLK, US2_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
LEUART1	Full configuration	LEU1_TX, LEU1_RX




Module	Configuration	Pin Connections
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
TIMER3	Full configuration	TIM3_CC[2:0]
RTC	Full configuration	NA
BURTC	Full configuration	NA
LETIMER0	Full configuration	LET0_O[1:0]
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
PCNT1	Full configuration, 8-bit count register	PCNT1_S[1:0]
PCNT2	Full configuration, 8-bit count register	PCNT2_S[1:0]
ACMP0	Full configuration	ACMP0_CH[7:0], ACMP0_O
ACMP1	Full configuration	ACMP1_CH[7:0], ACMP1_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:0]
DAC0	Full configuration	DAC0_OUT[1:0], DAC0_OUTxALT
OPAMP	Full configuration	Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx
AES	Full configuration	NA
GPIO	56 pins	Available pins are shown in Table 4.3 (p. 57)
LCD	Full configuration	LCD_SEG[19:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, LCD_BEXT

2.3 Memory Map

The EFM32LG840 memory map is shown in Figure 2.2 (p. 9), with RAM and Flash sizes for the largest memory configuration.



Figure 2.2. EFM32LG840 Memory Map with largest RAM and Flash sizes





3 Electrical Characteristics

3.1 Test Conditions

3.1.1 Typical Values

The typical data are based on $T_{AMB}=25^{\circ}C$ and $V_{DD}=3.0$ V, as defined in Table 3.2 (p. 10), by simulation and/or technology characterisation unless otherwise specified.

3.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in Table 3.2 (p. 10), by simulation and/or technology characterisation unless otherwise specified.

3.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in Table 3.1 (p. 10) may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in Table 3.2 (p. 10).

Table 3.1. Absolute Maximum Ratings

Symbol	Parameter	Condition	Min	Тур	Max	Unit
T _{STG}	Storage tempera- ture range		-40		150 ¹	°C
T _S	Maximum soldering temperature	Latest IPC/JEDEC J-STD-020 Standard			260	°C
V_{DDMAX}	External main supply voltage		0		3.8	V
V _{IOPIN}	Voltage on any I/O pin		-0.3		V _{DD} +0.3	V

¹Based on programmed devices tested for 10000 hours at 150°C. Storage temperature affects retention of preprogrammed calibration values stored in flash. Please refer to the Flash section in the Electrical Characteristics for information on flash data retention for different temperatures.

3.3 General Operating Conditions

3.3.1 General Operating Conditions

Table 3.2. General Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
T _{AMB}	Ambient temperature range	-40		85	°C
V _{DDOP}	Operating supply voltage	1.85		3.8	V
f _{APB}	Internal APB clock frequency			48	MHz
f _{AHB}	Internal AHB clock frequency			48	MHz



3.3.2 Environmental

Table 3.3. Environmental

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{ESDHBM}	ESD (Human Body Model HBM)	T _{AMB} =25°C			1000	V
V _{ESDCDM}	ESD (Charged Device Model, CDM)	T _{AMB} =25°C			500	V

Latch-up sensitivity passed: ± 100 mA/1.5 x $V_{SUPPLY}(max)$ according to JEDEC JESD 78 method Class II, 85°C.



3.4 Current Consumption

Table 3.4. Current Consumption

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		32 MHz HFXO, all peripheral clocks disabled, V _{DD} = 3.0 V		200		μΑ/ MHz
I _{EM0} EM0 curr prescaling prime nuiculation of Flash. I _{EM1} EM1 curr I _{EM2} EM2 curr I _{EM3} EM3 curr		28 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V		201	261	μΑ/ MHz
	EM0 current. No	21 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V		203	263	μΑ/ MHz
I _{EMO}	prescaling. Running prime number calculation code from	14 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V		204	270	μΑ/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V		207	273	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V		212	282	μΑ/ MHz
		1.2 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V		244		μΑ/ MHz
		32 MHz HFXO, all peripheral clocks disabled, V _{DD} = 3.0 V		50	263 270 273	μΑ/ MHz
		28 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V		52	69	μΑ/ MHz
		21 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V		53	244 50 52 69 53 71 56 77 57 80	μΑ/ MHz
I _{EM1}	EM1 current	14 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V		56	77	μΑ/ MHz
		11 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V		57	80	μΑ/ MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V		62	92	μΑ/ MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, V _{DD} = 3.0 V		114		μΑ/ MHz
	EM2 ourrent	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, V _{DD} = 3.0 V, T _{AMB} =25°C		1.1		μА
EM2	EWIZ current	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, V _{DD} = 3.0 V, T _{AMB} =85°C		4.0	8.0	μА
l	EM3 current	V _{DD} = 3.0 V, T _{AMB} =25°C		0.9		μΑ
'EM3	LIVIS CUITETIL	V _{DD} = 3.0 V, T _{AMB} =85°C		3.8	7.8	μΑ
levi	EM4 current	V _{DD} = 3.0 V, T _{AMB} =25°C		0.02	263 270 273 282 69 71 77 80 92	μΑ
'⊏M4	Zivi- ourient	V _{DD} = 3.0 V, T _{AMB} =85°C		0.25	0.7	μΑ



3.5 Transition between Energy Modes

Table 3.5. Energy Modes Transitions

Symbol	Parameter	Min	Тур	Max	Unit
t _{EM10}	Transition time from EM1 to EM0		01		HF core CLK cycles
t _{EM20}	Transition time from EM2 to EM0		2		μs
t _{EM30}	Transition time from EM3 to EM0		2		μs
t _{EM40}	Transition time from EM4 to EM0		163		μs

¹Core wakeup time only.

3.6 Power Management

The EFM32LG requires the AVDD_x, VDD_DREG and IOVDD_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

Table 3.6. Power Management

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{BODextthr} -	BOD threshold on falling external supply voltage		1.82		1.85	V
V _{BODintthr} -	BOD threshold on falling internally regulated supply voltage		1.62		1.68	V
V _{BODextthr+}	BOD threshold on rising external supply voltage			1.85		V
V _{PORthr+}	Power-on Reset (POR) threshold on rising external sup- ply voltage				1.98	V
t _{RESET}	Delay from reset is released until program execution starts	Applies to Power-on Reset, Brown-out Reset and pin reset.		163		μs
C _{DECOUPLE}	Voltage regulator decoupling capacitor.	X5R capacitor recommended. Apply between DECOUPLE pin and GROUND		1		μF



3.7 Flash

Table 3.7. Flash

Symbol	Parameter	Condition	Min	Тур	Max	Unit
EC _{FLASH}	Flash erase cycles before failure		20000			cycles
		T _{AMB} <150°C	10000			h
RET _{FLASH}	Flash data retention	T _{AMB} <85°C	10			years
		T _{AMB} <70°C	20			years
t _{W_PROG}	Word (32-bit) programming time		20			μs
t _{PERASE}	Page erase time		20	20.4	20.8	ms
4	Device erase time		40	40.8	41.6	ms
t _{DERASE}	Device erase time				161.6	ms
I _{ERASE}	Erase current				7 ¹	mA
I _{WRITE}	Write current				7 ¹	mA
V _{FLASH}	Supply voltage dur- ing flash erase and write		1.8		3.8	V

¹Measured at 25°C




3.8 General Purpose Input Output


Table 3.8. GPIO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{IOIL}	Input low voltage				0.3V _{DD}	V
V _{IOIH}	Input high voltage		0.7V _{DD}			V
		Sourcing 6 mA, V _{DD} =1.85 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.75V _{DD}			V
V _{IOOH}		Sourcing 6 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.95V _{DD}			V
VIOOH	Output high voltage	Sourcing 20 mA, V _{DD} =1.85 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.7V _{DD}		0.3V _{DD} 0.25V _{DD} 0.05V _{DD} 0.1V _{DD} +/-25 40 40 200 50	V
		Sourcing 20 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.9V _{DD}			V
		GPIO_Px_CTRL DRIVEMODE = STANDARD	V			
V	Outrot love alta sa	Sinking 6 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD			0.05V _{DD}	V
V _{IOOL}	Output low voltage	Sinking 20 mA, V _{DD} =1.85 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.3V _{DD}	V
		Sinking 20 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.3V _{DD} 0.25V _{DD} 0.05V _{DD} 0.1V _{DD} +/-25	V
I _{IOLEAK}	Input leakage cur- rent	High Impedance IO connected to GROUND or Vdd			+/-25	nA
R _{PU}	I/O pin pull-up resistor			40		kOhm
R _{PD}	I/O pin pull-down resistor			40		kOhm
R _{IOESD}	Internal ESD series resistor			200		Ohm
t _{IOGLITCH}	Pulse width of pulses to be removed by the glitch suppression filter		10		50	ns
	Output fall time	0.5 mA drive strength and load capacitance C _L =12.5-25pF.	20+0.1C _L		250	ns
t _{IOOF}	Output fall time	2mA drive strength and load capacitance C _L =350-600pF	20+0.1C _L	0.25V _{DD} 0.05V _{DD} 0.3V _{DD} 0.1V _{DD} 40 40 200 20+0.1C _L 250	ns	
V _{IOHYST}	I/O pin hysteresis (V _{IOTHR+} - V _{IOTHR-})	V _{DD} = 1.85 - 3.8 V	0.1V _{DD}			V




Figure 3.1. Typical Low-Level Output Current, 2V Supply Voltage






GPIO_Px_CTRL DRIVEMODE = LOWEST









GPIO_Px_CTRL DRIVEMODE = STANDARD

GPIO_Px_CTRL DRIVEMODE = HIGH




Figure 3.2. Typical High-Level Output Current, 2V Supply Voltage






GPIO_Px_CTRL DRIVEMODE = LOWEST









GPIO_Px_CTRL DRIVEMODE = STANDARD

GPIO_Px_CTRL DRIVEMODE = HIGH




Figure 3.3. Typical Low-Level Output Current, 3V Supply Voltage






GPIO_Px_CTRL DRIVEMODE = LOWEST

GPIO_Px_CTRL DRIVEMODE = LOW







GPIO_Px_CTRL DRIVEMODE = STANDARD

GPIO_Px_CTRL DRIVEMODE = HIGH




Figure 3.4. Typical High-Level Output Current, 3V Supply Voltage






GPIO_Px_CTRL DRIVEMODE = LOWEST









GPIO_Px_CTRL DRIVEMODE = STANDARD

GPIO_Px_CTRL DRIVEMODE = HIGH




Figure 3.5. Typical Low-Level Output Current, 3.8V Supply Voltage






GPIO_Px_CTRL DRIVEMODE = LOWEST









GPIO_Px_CTRL DRIVEMODE = STANDARD

GPIO_Px_CTRL DRIVEMODE = HIGH




Figure 3.6. Typical High-Level Output Current, 3.8V Supply Voltage






GPIO_Px_CTRL DRIVEMODE = LOWEST

GPIO_Px_CTRL DRIVEMODE = LOW





GPIO_Px_CTRL DRIVEMODE = STANDARD

GPIO_Px_CTRL DRIVEMODE = HIGH



3.9 Oscillators

3.9.1 LFXO

Table 3.9. LFXO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{LFXO}	Supported nominal crystal frequency			32.768		kHz
ESR _{LFXO}	Supported crystal equivalent series resistance (ESR)			30	120	kOhm
C _{LFXOL}	Supported crystal external load range		X ¹		25	pF
DC _{LFXO}	Duty cycle		48	50	53.5	%
I _{LFXO}	Current consumption for core and buffer after startup.	ESR=30 kOhm, C _L =10 pF, LFXOBOOST in CMU_CTRL is 1		190		nA
t _{LFXO}	Start- up time.	ESR=30 kOhm, C _L =10 pF, 40% - 60% duty cycle has been reached, LFXOBOOST in CMU_CTRL is 1		400		ms

¹See Minimum Load Capacitance (C_{LFXOL}) Requirement For Safe Crystal Startup in energyAware Designer in Simplicity Studio

For safe startup of a given crystal, the energyAware Designer in Simplicity Studio contains a tool to help users configure both load capacitance and software settings for using the LFXO. For details regarding the crystal configuration, the reader is referred to application note "AN0016 EFM32 Oscillator Design Consideration".



3.9.2 HFXO

Table 3.10. HFXO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{HFXO}	Supported nominal crystal Frequency		4		48	MHz
FOD	Supported crystal	Crystal frequency 32 MHz		30	60	Ohm
ESR _{HFXO}	equivalent series resistance (ESR)	Crystal frequency 4 MHz		400	1500	Ohm
g _{mHFXO}	The transconductance of the HFXO input transistor at crystal startup	HFXOBOOST in CMU_CTRL equals 0b11	20			mS
C _{HFXOL}	Supported crystal external load range		5		25	pF
DC _{HFXO}	Duty cycle		46	50	54	%
1	Current consumption for HFXO after startup	4 MHz: ESR=400 Ohm, C _L =20 pF, HFXOBOOST in CMU_CTRL equals 0b11		85		μА
I _{HFXO}		32 MHz: ESR=30 Ohm, C _L =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		165		μА
t _{HFXO}	Startup time	32 MHz: ESR=30 Ohm, C _L =10 pF, HFXOBOOST in CMU_CTRL equals 0b11		400		μs


3.9.3 LFRCO


Table 3.11. LFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{LFRCO}	Oscillation frequen- cy , V _{DD} = 3.0 V, T _{AMB} =25°C			32.768		kHz
t _{LFRCO}	Startup time not including software calibration			150		μs
I _{LFRCO}	Current consumption			190		nA
TUNESTEP _L . FRCO	Frequency step for LSB change in TUNING value			1.5		%



Figure 3.7. Calibrated LFRCO Frequency vs Temperature and Supply Voltage





3.9.4 HFRCO

Table 3.12. HFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		28 MHz frequency band		28		MHz
		21 MHz frequency band		21		MHz
f	Oscillation frequen- cy, V _{DD} = 3.0 V,	14 MHz frequency band		14		MHz
f _{HFRCO}	T _{AMB} =25°C	11 MHz frequency band		11		MHz
		7 MHz frequency band		6.6 ¹		MHz
		1 MHz frequency band		1.2 ²		MHz
tHFRCO_settling	Settling time after start-up	f _{HFRCO} = 14 MHz		0.6		Cycles
		f _{HFRCO} = 28 MHz		106		μΑ
		f _{HFRCO} = 21 MHz		93		μΑ
	Current consump-	f _{HFRCO} = 14 MHz		77		μΑ
I _{HFRCO}	tion	f _{HFRCO} = 11 MHz		72		μΑ
		f _{HFRCO} = 6.6 MHz		63		μΑ
		f _{HFRCO} = 1.2 MHz		22		μΑ
DC _{HFRCO}	Duty cycle	f _{HFRCO} = 14 MHz	48.5	50	51	%
TUNESTEP _H - FRCO	Frequency step for LSB change in TUNING value			0.3		%

¹7 MHz for devices with prod. rev. < 19.

²1 MHz for devices with prod. rev. < 19.



Figure 3.8. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature




Figure 3.9. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature





Figure 3.10. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature










Figure 3.11. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature





3.9.5 ULFRCO

Table 3.13. ULFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{ULFRCO}	Oscillation frequen- cy	25°C, 3V	0.8		1.5	kHz
TC _{ULFRCO}	Temperature coefficient			0.05		%/°C
VC _{ULFRCO}	Supply voltage co- efficient			-18.2		%/V

3.10 Analog Digital Converter (ADC)

Table 3.14. ADC

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V	Input voltage range	Single ended	0		V _{REF}	V
V _{ADCIN}	input voltage range	Differential	-V _{REF} /2		V _{REF} /2	V
V _{ADCREFIN}	Input range of exter- nal reference volt- age, single ended and differential		1.25		V _{DD}	V
V _{ADCREFIN_CH7}	Input range of ex- ternal negative ref- erence voltage on channel 7	See V _{ADCREFIN}	0		V _{DD} - 1.1	V
V _{ADCREFIN_CH6}	Input range of ex- ternal positive ref- erence voltage on channel 6	See V _{ADCREFIN}	0.625		V _{DD}	V
V _{ADCCMIN}	Common mode in- put range		0		V _{DD}	V
I _{ADCIN}	Input current	2pF sampling capacitors		<100		nA



Symbol	Parameter	Condition	Min	Тур	Max	Unit
CMRR _{ADC}	Analog input com- mon mode rejection ratio			65		dB
		1 MSamples/s, 12 bit, external reference		351		μΑ
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b00		67		μΑ
I _{ADC}	Average active current	10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b01		63		μΑ
		10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP- MODE in ADCn_CTRL set to 0b10		64		μΑ
I _{ADCREF}	Current consumption of internal voltage reference	Internal voltage reference		65		μА
C _{ADCIN}	Input capacitance			2		pF
R _{ADCIN}	Input ON resistance		1			MOhm
R _{ADCFILT}	Input RC filter resistance			10		kOhm
C _{ADCFILT}	Input RC filter/de- coupling capaci- tance			250		fF
f _{ADCCLK}	ADC Clock Frequency				13	MHz
		6 bit	7			ADC- CLK Cycles
t _{ADCCONV}	Conversion time	8 bit	11			ADC- CLK Cycles
		12 bit	13			ADC- CLK Cycles
t _{ADCACQ}	Acquisition time	Programmable	1		256	ADC- CLK Cycles
t _{ADCACQVDD3}	Required acquisition time for VDD/3 reference		2			μs
	Startup time of reference generator and ADC core in NORMAL mode			5		μs
t _{ADCSTART}	Startup time of reference generator and ADC core in KEEPADCWARM mode			1		μs



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		59		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		1 MSamples/s, 12 bit, single ended, V _{DD} reference		65		dB
		1 MSamples/s, 12 bit, differential, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differential, internal 2.5V reference		65		dB
		1 MSamples/s, 12 bit, differential, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, V _{DD} reference		67		dB
CNID	Signal to Noise Ra-	1 MSamples/s, 12 bit, differential, 2xV _{DD} reference		69		dB
SNR _{ADC}	tio (SNR)	200 kSamples/s, 12 bit, single ended, internal 1.25V reference		62		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		200 kSamples/s, 12 bit, single ended, V _{DD} reference		67		dB
		200 kSamples/s, 12 bit, differential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, V _{DD} reference		69		dB
		200 kSamples/s, 12 bit, differential, 2xV _{DD} reference		70		dB
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		58		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		62		dB
	Oleman (N.)	1 MSamples/s, 12 bit, single ended, V _{DD} reference		64		dB
SINAD _{ADC}	SIgnal-to-Noise And Distortion-ratio (SINAD)	1 MSamples/s, 12 bit, differential, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differential, internal 2.5V reference		64		dB
		1 MSamples/s, 12 bit, differential, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, V _{DD} reference		66		dB



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		1 MSamples/s, 12 bit, differential, 2xV _{DD} reference		68		dB
		200 kSamples/s, 12 bit, single ended, internal 1.25V reference		61		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		65		dB
		200 kSamples/s, 12 bit, single ended, V _{DD} reference		66		dB
		200 kSamples/s, 12 bit, differential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, V _{DD} reference		68		dB
		200 kSamples/s, 12 bit, differential, 2xV _{DD} reference		69		dB
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		64		dBc
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		76		dBc
		1 MSamples/s, 12 bit, single ended, V _{DD} reference		73		dBc
		1 MSamples/s, 12 bit, differential, internal 1.25V reference		66		dBc
		1 MSamples/s, 12 bit, differential, internal 2.5V reference		77		dBc
		1 MSamples/s, 12 bit, differential, V _{DD} reference		76		dBc
CEDD	Spurious-Free Dy-	1 MSamples/s, 12 bit, differential, 2xV _{DD} reference		75		dBc
SFDR _{ADC}	namic Range (SF- DR)	1 MSamples/s, 12 bit, differential, 5V reference		69		dBc
		200 kSamples/s, 12 bit, single ended, internal 1.25V reference		75		dBc
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		75		dBc
		200 kSamples/s, 12 bit, single ended, V _{DD} reference		76		dBc
		200 kSamples/s, 12 bit, differential, internal 1.25V reference		79		dBc
		200 kSamples/s, 12 bit, differential, internal 2.5V reference		79		dBc
		200 kSamples/s, 12 bit, differential, 5V reference		78		dBc



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		200 kSamples/s, 12 bit, differential, V _{DD} reference		79		dBc
		200 kSamples/s, 12 bit, differential, 2xV _{DD} reference		79		dBc
V	Offset voltage	After calibration, single ended		0.3		mV
V _{ADCOFFSET}	Offset voltage	After calibration, differential		0.3		mV
				-1.92		mV/°C
TGRAD _{ADCTH}	Thermometer output gradient			-6.3		ADC Codes/ °C
DNL _{ADC}	Differential non-lin- earity (DNL)			±0.7		LSB
INL _{ADC}	Integral non-linear- ity (INL), End point method			±1.2		LSB
MC _{ADC}	No missing codes		11.999 ¹	12		bits
CAINI	Cain anna duitt	1.25V reference		0.01 ²	0.033 ³	%/°C
GAIN _{ED}	Gain error drift	2.5V reference		0.01 ²	0.03 ³	%/°C
OFFEET	Officet organ drift	1.25V reference		0.2 ²	0.7 ³	LSB/°C
OFFSET _{ED}	Offset error drift	2.5V reference		0.22	0.62 ³	LSB/°C

¹On the average every ADC will have one missing code, most likely to appear around 2048 +/- n*512 where n can be a value in the set {-3, -2, -1, 1, 2, 3}. There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.

The integral non-linearity (INL) and differential non-linearity parameters are explained in Figure 3.12 (p. 31) and Figure 3.13 (p. 31), respectively.

²Typical numbers given by abs(Mean) / (85 - 25).

³Max number given by (abs(Mean) + 3x stddev) / (85 - 25).



Figure 3.12. Integral Non-Linearity (INL)






Figure 3.13. Differential Non-Linearity (DNL)






3.10.1 Typical performance


Figure 3.14. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C









2.5V Reference



2XVDDVSS Reference




5VDIFF Reference



VDD Reference



Figure 3.15. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C





0.8 0.6 0.4 0.2 -0.2 -0.4 -0.6 -0.8 0 512 1024 1536 2048 2560 3072 3584 4096


VDD Reference




Figure 3.16. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C










2XVDDVSS Reference

5VDIFF Reference

2048 Output code



VDD Reference

-1.0 L

512

1024

4096



Figure 3.17. ADC Absolute Offset, Common Mode = Vdd /2




Figure 3.18. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V







Figure 3.19. ADC Temperature sensor readout



3.11 Digital Analog Converter (DAC)

Table 3.15. DAC

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V	Output voltage	VDD voltage reference, single ended	0		V _{DD}	V
V _{DACOUT}	range	VDD voltage reference, differential	-V _{DD}		V _{DD}	V
V _{DACCM}	Output common mode voltage range		0		V _{DD}	V
	Active current in-	500 kSamples/s, 12bit		400		μΑ
	cluding references	100 kSamples/s, 12 bit		200		μΑ
	for 2 channels	1 kSamples/s 12 bit NORMAL		38		μΑ
SR _{DAC}	Sample rate				500	ksam- ples/s
	DAC clock frequency	Continuous Mode			1000	kHz
f _{DAC}		Sample/Hold Mode			250	kHz
		Sample/Off Mode			250	kHz
CYC _{DACCONV}	Clock cyckles per conversion			2		
t _{DACCONV}	Conversion time		2			μs
t _{DACSETTLE}	Settling time			5		μs
	Signal to Noise Ratio (SNR)	500 kSamples/s, 12 bit, single ended, internal 1.25V reference		58		dB
SNR _{DAC}		500 kSamples/s, 12 bit, single ended, internal 2.5V reference		59		dB
		500 kSamples/s, 12 bit, differential, internal 1.25V reference		58		dB



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		500 kSamples/s, 12 bit, differential, internal 2.5V reference		58		dB
		500 kSamples/s, 12 bit, differential, V _{DD} reference		59		dB
		500 kSamples/s, 12 bit, single ended, internal 1.25V reference		57		dB
	Signal to Noise-	500 kSamples/s, 12 bit, single ended, internal 2.5V reference		54		dB
SNDR _{DAC}	pulse Distortion Ratio (SNDR)	500 kSamples/s, 12 bit, differential, internal 1.25V reference		56		dB
		500 kSamples/s, 12 bit, differential, internal 2.5V reference		53		dB
		500 kSamples/s, 12 bit, differential, V _{DD} reference		55		dB
	Spurious-Free	500 kSamples/s, 12 bit, single ended, internal 1.25V reference		62		dBc
		500 kSamples/s, 12 bit, single ended, internal 2.5V reference		56		dBc
SFDR _{DAC}	Dynamic Range(SFDR)	500 kSamples/s, 12 bit, differential, internal 1.25V reference		61		dBc
		500 kSamples/s, 12 bit, differential, internal 2.5V reference		55		dBc
		500 kSamples/s, 12 bit, differential, V _{DD} reference		60		dBc
V	Offset voltage	After calibration, single ended		2		mV
V _{DACOFFSET}	Onset voltage	After calibration, differential		2		mV
DNL _{DAC}	Differential non-lin- earity			±1		LSB
INL _{DAC}	Integral non-lineari- ty			±5		LSB
MC _{DAC}	No missing codes			12		bits

3.12 Operational Amplifier (OPAMP)

The electrical characteristics for the Operational Amplifiers are based on simulations.

Table 3.16. OPAMP

Symbol	Parameter	Condition	Min	Тур	Max	Unit
	Active Current	(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, Unity Gain		400		μА
I _{OPAMP}		(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, Unity Gain		100		μΑ
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, Unity Gain		13		μΑ



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		101		dB
G_{OL}	Open Loop Gain	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		98		dB
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		91		dB
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		6.1		MHz
GBW _{OPAMP}	Gain Bandwidth Product	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		1.8		MHz
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.25		MHz
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, C _L =75 pF		64		0
PM _{OPAMP}	Phase Margin	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, C _L =75 pF		58		0
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, C _L =75 pF		58	· ·	0
R _{INPUT}	Input Resistance			100		Mohm
R _{LOAD}	Load Resistance		200			Ohm
I _{LOAD_DC}	DC Load Current				11	mA
		OPAxHCMDIS=0	V _{SS}		V _{DD}	V
V _{INPUT}	Input Voltage	OPAxHCMDIS=1	V _{SS}		V _{DD} -1.2	V
V _{OUTPUT}	Output Voltage		V _{SS}		V _{DD}	V
M	Land Office to Vallage	Unity Gain, V _{SS} <v<sub>in<_{DD}, OPAx-HCMDIS=0</v<sub>		6		mV
V _{OFFSET}	Input Offset Voltage	Unity Gain, V _{SS} <v<sub>in<_{DD}-1.2, OPAxHCMDIS=1</v<sub>		1		mV
V _{OFFSET_DRIFT}	Input Offset Voltage Drift				0.02	mV/°C
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		3.2		V/µs
SR _{OPAMP}	Slew Rate	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		0.8		V/µs
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.1		V/µs
		V _{out} =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=0</f<10>		101		μV _{RMS}
N _{OPAMP}	Voltage Noise	V _{out} =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=1</f<10>		141		μV _{RMS}
		V _{out} =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opaxhcmdis="0</td"><td></td><td>196</td><td></td><td>μV_{RMS}</td></f<1>		196		μV _{RMS}



Symbol	Parameter	Condition	Min	Тур	Max	Unit
		V _{out} =1V, RESSEL=0, 0.1 Hz <f<1 mhz,="" opaxhcmdis="1</td"><td></td><td>229</td><td></td><td>μV_{RMS}</td></f<1>		229		μV _{RMS}
		RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=0</f<10>		1230		μV _{RMS}
		RESSEL=7, 0.1 Hz <f<10 khz,<br="">OPAxHCMDIS=1</f<10>		2130		μV _{RMS}
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=0</f<1>		1630		μV _{RMS}
		RESSEL=7, 0.1 Hz <f<1 mhz,<br="">OPAxHCMDIS=1</f<1>		2590		μV _{RMS}

Figure 3.20. OPAMP Common Mode Rejection Ratio




Figure 3.21. OPAMP Positive Power Supply Rejection Ratio






Figure 3.22. OPAMP Negative Power Supply Rejection Ratio




Figure 3.23. OPAMP Voltage Noise Spectral Density (Unity Gain) Vout=1V





Figure 3.24. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)





3.13 Analog Comparator (ACMP)

Table 3.17. ACMP


Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{ACMPIN}	Input voltage range		0		V _{DD}	V
V _{ACMPCM}	ACMP Common Mode voltage range		0		V _{DD}	V
		BIASPROG=0b0000, FULL- BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register		0.1		μА
I _{ACMP}	Active current	BIASPROG=0b1111, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register		2.87		μΑ
		BIASPROG=0b1111, FULL- BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register		195		μА
I _{ACMPREF}	Current consump- tion of internal volt- age reference	Internal voltage reference off. Using external voltage reference		0		μΑ
	age reference	Internal voltage reference		5		μΑ
W	Offset voltage	Single ended		10		mV
V _{ACMPOFFSET}	Offset voltage	Differential		10		mV
V _{ACMPHYST}	ACMP hysteresis	Programmable		17		mV
		CSRESSEL=0b00 in ACMPn_INPUTSEL		39		kOhm
В	Capacitive Sense	CSRESSEL=0b01 in ACMPn_INPUTSEL		71		kOhm
R _{CSRES}	Internal Resistance	CSRESSEL=0b10 in ACMPn_INPUTSEL		104		kOhm
		CSRESSEL=0b11 in ACMPn_INPUTSEL		136		kOhm
t _{ACMPSTART}	Startup time				10	μs

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 41) . $I_{ACMPREF}$ is zero if an external voltage reference is used.


Total ACMP Active Current
$$I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}$$
(3.1)




Figure 3.25. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1



Current consumption, HYSTSEL = 4



Response time





3.14 Voltage Comparator (VCMP)

Table 3.18. VCMP

Symbol	Parameter	Condition	Min	Тур	Max	Unit
V _{VCMPIN}	Input voltage range			V _{DD}		V
V _{VCMPCM}	VCMP Common Mode voltage range			V _{DD}		V
	Active current	BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register		0.1		μΑ
I _{VCMP}	Active current	BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0.		14.7		μА
t _{VCMPREF}	Startup time reference generator	NORMAL		10		μs
W	Offeet voltege	Single ended		10		mV
V _{VCMPOFFSET}	Offset voltage	Differential		10		mV
V _{VCMPHYST}	VCMP hysteresis			17		mV
t _{VCMPSTART}	Startup time				10	μs

The V_{DD} trigger level can be configured by setting the TRIGLEVEL field of the VCMP_CTRL register in accordance with the following equation:

VCMP Trigger Level as a Function of Level Setting

V_{DD Trigger Level}=1.667V+0.034 **x**TRIGLEVEL (3.2)



3.15 LCD

Table 3.19. LCD

Symbol	Parameter	Condition	Min	Тур	Max	Unit
f _{LCDFR}	Frame rate		30		200	Hz
NUM _{SEG}	Number of seg- ments supported			20×8		seg
V _{LCD}	LCD supply voltage range	Internal boost circuit enabled	2.0		3.8	V
		Display disconnected, static mode, framerate 32 Hz, all segments on.		250		nA
I _{LCD}	Steady state current consumption.	Display disconnected, quadruplex mode, framerate 32 Hz, all segments on, bias mode to ONETHIRD in LCD_DISPCTRL register.		550		nA
	Steady state Current contribution of internal boost.	Internal voltage boost off		0		μΑ
I _{LCDBOOST}		Internal voltage boost on, boosting from 2.2 V to 3.0 V.		8.4		μΑ
		VBLEV of LCD_DISPCTRL register to LEVEL0		3.0		V
		VBLEV of LCD_DISPCTRL register to LEVEL1		3.08		V
		VBLEV of LCD_DISPCTRL register to LEVEL2		3.17		V
V	Doost Voltage	VBLEV of LCD_DISPCTRL register to LEVEL3		3.26		V
V _{BOOST}	Boost Voltage	VBLEV of LCD_DISPCTRL register to LEVEL4		3.34		V
		VBLEV of LCD_DISPCTRL register to LEVEL5		3.43		V
		VBLEV of LCD_DISPCTRL register to LEVEL6		3.52		V
		VBLEV of LCD_DISPCTRL register to LEVEL7		3.6		V

The total LCD current is given by Equation 3.3 (p. 44) . $I_{LCDBOOST}$ is zero if internal boost is off.

Total LCD Current Based on Operational Mode and Internal Boost $I_{LCDTOTAL} = I_{LCD} + I_{LCDBOOST}$ (3.3)



3.16 I2C

Table 3.20. I2C Standard-mode (Sm)

Symbol	Parameter	Min	Тур	Max	Unit
f _{SCL}	SCL clock frequency	0		100 ¹	kHz
t _{LOW}	SCL clock low time	4.7			μs
t _{HIGH}	SCL clock high time	4.0			μs
t _{SU,DAT}	SDA set-up time	250			ns
t _{HD,DAT}	SDA hold time	8		3450 ^{2,3}	ns
t _{SU,STA}	Repeated START condition set-up time	4.7			μs
t _{HD,STA}	(Repeated) START condition hold time	4.0			μs
t _{SU,STO}	STOP condition set-up time	4.0			μs
t _{BUF}	Bus free time between a STOP and a START condition	4.7			μs

¹ For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32LG Reference Manual.

Table 3.21. I2C Fast-mode (Fm)

Symbol	Parameter	Min	Тур	Max	Unit
f _{SCL}	SCL clock frequency	0		400 ¹	kHz
t _{LOW}	SCL clock low time	1.3			μs
t _{HIGH}	SCL clock high time	0.6			μs
t _{SU,DAT}	SDA set-up time	100			ns
t _{HD,DAT}	SDA hold time	8		900 ^{2,3}	ns
t _{SU,STA}	Repeated START condition set-up time	0.6			μs
t _{HD,STA}	(Repeated) START condition hold time	0.6			μs
t _{SU,STO}	STOP condition set-up time	0.6			μs
t _{BUF}	Bus free time between a STOP and a START condition	1.3			μs

¹For the minimum HFPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32LG Reference Manual.

²The maximum SDA hold time (t_{HD,DAT}) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).

³When transmitting data, this number is guaranteed only when I2Cn_CLKDIV < ((3450*10⁻⁹ [s] * f_{HFPERCLK} [Hz]) - 4).

²The maximum SDA hold time (t_{HD,DAT}) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).

³When transmitting data, this number is guaranteed only when I2Cn_CLKDIV < ((900*10⁻⁹ [s] * f_{HFPERCLK} [Hz]) - 4).



Table 3.22. I2C Fast-mode Plus (Fm+)

Symbol	Parameter	Min	Тур	Max	Unit
f _{SCL}	SCL clock frequency	0		1000 ¹	kHz
t _{LOW}	SCL clock low time	0.5			μs
t _{HIGH}	SCL clock high time	0.26			μs
t _{SU,DAT}	SDA set-up time	50			ns
t _{HD,DAT}	SDA hold time	8			ns
t _{SU,STA}	Repeated START condition set-up time	0.26			μs
t _{HD,STA}	(Repeated) START condition hold time	0.26			μs
t _{SU,STO}	STOP condition set-up time	0.26			μs
t _{BUF}	Bus free time between a STOP and a START condition	0.5			μs

¹For the minimum HFPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32LG Reference Manual.

3.17 USART SPI

Figure 3.26. SPI Master Timing




Table 3.23. SPI Master Timing

Symbol	Parameter	Condition	Min	Тур	Max	Unit
t _{SCLK} 1 2	SCLK period		2 * t _{HFPER-} CLK			ns
t _{CS_MO} 1 2	CS to MOSI		-2.00		2.00	ns
t _{SCLK_MO} 1 2	SCLK to MOSI		-1.00		3.00	ns
t _{SU_MI} 1 2	MISO setup time	IOVDD = 3.0 V	36.00			ns
t _{H_MI} 1 2	MISO hold time		-6.00			ns

¹Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

 $^{^2}$ Measurement done at 10% and 90% of V_{DD} (figure shows 50% of V_{DD})



Figure 3.27. SPI Slave Timing




Table 3.24. SPI Slave Timing

Symbol	Parameter	Min	Тур	Max	Unit
t _{SCLK_sl} 1 2	SCKL period	6 * t _{HFPER-} CLK			ns
t _{SCLK_hi} 1 2	SCLK high period	3 * t _{HFPER} .			ns
t _{SCLK_lo} 12	SCLK low period	3 * t _{HFPER-} CLK			ns
t _{CS_ACT_MI} 1 2	CS active to MISO	5.00		35.00	ns
t _{CS_DIS_MI} 1 2	CS disable to MISO	5.00		35.00	ns
t _{SU_MO} 1 2	MOSI setup time	5.00			ns
t _{H_MO} 1 2	MOSI hold time	2 + 2 * t _{HF-} PERCLK			ns
t _{SCLK_MI} 12	SCLK to MISO	7 + t _{HFPER-} CLK		42 + 2 * t _{HFPERCLK}	ns

Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

3.18 Digital Peripherals

Table 3.25. Digital Peripherals

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I _{USART}	USART current	USART idle current, clock enabled		7.5		μΑ/ MHz
I _{UART}	UART current	UART idle current, clock enabled		5.63		μΑ/ MHz
ILEUART	LEUART current	LEUART idle current, clock enabled		150		nA
I _{I2C}	I2C current	I2C idle current, clock enabled		6.25		μΑ/ MHz
I _{TIMER}	TIMER current	TIMER_0 idle current, clock enabled		8.75		μΑ/ MHz
ILETIMER	LETIMER current	LETIMER idle current, clock enabled		150		nA

 $^{^2 \}text{Measurement}$ done at 10% and 90% of V_{DD} (figure shows 50% of $\text{V}_{\text{DD}})$



Symbol	Parameter	Condition	Min	Тур	Max	Unit
I _{PCNT}	PCNT current	PCNT idle current, clock enabled		100		nA
I _{RTC}	RTC current	RTC idle current, clock enabled		100		nA
I _{LCD}	LCD current	LCD idle current, clock enabled		100		nA
I _{AES}	AES current	AES idle current, clock enabled		2.5		μΑ/ MHz
I _{GPIO}	GPIO current	GPIO idle current, clock enabled		5.31		μΑ/ MHz
I _{PRS}	PRS current	PRS idle current		2,81		μΑ/ MHz
I _{DMA}	DMA current	Clock enable		8.12		μΑ/ MHz



4 Pinout and Package

Note

Please refer to the application note "AN0002 EFM32 Hardware Design Considerations" for guidelines on designing Printed Circuit Boards (PCB's) for the EFM32LG840.

4.1 Pinout

The EFM32LG840 pinout is shown in Figure 4.1 (p. 49) and Table 4.1 (p. 49). Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.

Figure 4.1. EFM32LG840 Pinout (top view, not to scale)




Table 4.1. Device Pinout

	QFN64 Pin# and Name				
Pin #	Pin Name	Analog	Timers	Communication	Other
0	VSS	Ground			
1	PA0	LCD_SEG13	TIM0_CC0 #0/1/4	LEU0_RX #4 I2C0_SDA #0	PRS_CH0 #0 GPIO_EM4WU0
2	PA1	LCD_SEG14	TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0 PRS_CH1 #0



	QFN64 Pin# and Name		Pin Alternate Funct	ionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
3	PA2	LCD_SEG15	TIM0_CC2 #0/1		CMU_CLK0 #0 ETM_TD0 #3
4	PA3	LCD_SEG16	TIM0_CDTI0 #0		LES_ALTEX2 #0 ETM_TD1 #3
5	PA4	LCD_SEG17	TIM0_CDTI1 #0		LES_ALTEX3 #0 ETM_TD2 #3
6	PA5	LCD_SEG18	TIM0_CDTI2 #0	LEU1_TX #1	LES_ALTEX4 #0 ETM_TD3 #3
7	PA6	LCD_SEG19		LEU1_RX #1	ETM_TCLK #3 GPIO_EM4WU1
8	IOVDD_0	Digital IO power supply 0.			
9	PB3	LCD_SEG20/ LCD_COM4	PCNT1_S0IN #1	US2_TX #1	
10	PB4	LCD_SEG21/ LCD_COM5	PCNT1_S1IN #1	US2_RX #1	
11	PB5	LCD_SEG22/ LCD_COM6		US2_CLK #1	
12	PB6	LCD_SEG23/ LCD_COM7		US2_CS #1	
13	PC4	ACMP0_CH4 DAC0_P0 / OPAMP_P0	TIMO_CDTI2 #4 LETIMO_OUTO #3 PCNT1_S0IN #0	US2_CLK #0 I2C1_SDA #0	LES_CH4#0
14	PC5	ACMP0_CH5 DAC0_N0 / OPAMP_N0	LETIM0_OUT1 #3 PCNT1_S1IN #0	US2_CS #0 I2C1_SCL #0	LES_CH5#0
15	PB7	LFXTAL_P	TIM1_CC0 #3	US0_TX #4 US1_CLK #0	
16	PB8	LFXTAL_N	TIM1_CC1 #3	US0_RX #4 US1_CS #0	
17	PA12	LCD_BCAP_P	TIM2_CC0 #1		
18	PA13	LCD_BCAP_N	TIM2_CC1 #1		
19	PA14	LCD_BEXT	TIM2_CC2 #1		
20	RESETn	Reset input, active low. To apply an external reset sou sure that reset is released.	rce to this pin, it is required to or	nly drive this pin low during reset,	and let the internal pull-up en-
21	PB11	DAC0_OUT0 / OPAMP_OUT0	TIM1_CC2 #3 LETIM0_OUT0 #1	I2C1_SDA #1	
22	PB12	DAC0_OUT1 / OPAMP_OUT1	LETIMO_OUT1 #1	I2C1_SCL #1	
23	AVDD_1	Analog power supply 1.			
24	PB13	HFXTAL_P		US0_CLK #4/5 LEU0_TX #1	
25	PB14	HFXTAL_N		US0_CS #4/5 LEU0_RX #1	
26	IOVDD_3	Digital IO power supply 3.			
27	AVDD_0	Analog power supply 0.			
28	PD0	ADC0_CH0 DAC0_OUT0ALT #4/ OPAMP_OUT0ALT OPAMP_OUT2 #1	PCNT2_S0IN #0	US1_TX #1	
29	PD1	ADC0_CH1 DAC0_OUT1ALT #4/	TIM0_CC0 #3 PCNT2_S1IN #0	US1_RX #1	DBG_SWO #2



	QFN64 Pin# and Name		Pin Alternate Functi	ionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
		OPAMP_OUT1ALT			
30	PD2	ADC0_CH2	TIM0_CC1 #3	US1_CLK #1	DBG_SWO #3
31	PD3	ADC0_CH3 OPAMP_N2	TIM0_CC2 #3	US1_CS #1	ETM_TD1 #0/2
32	PD4	ADC0_CH4 OPAMP_P2		LEU0_TX #0	ETM_TD2 #0/2
33	PD5	ADC0_CH5 OPAMP_OUT2 #0		LEU0_RX #0	ETM_TD3 #0/2
34	PD6	ADC0_CH6 DAC0_P1 / OPAMP_P1	TIM1_CC0 #4 LETIM0_OUT0 #0 PCNT0_S0IN #3	US1_RX #2 I2C0_SDA #1	LES_ALTEX0 #0 ACMP0_O #2 ETM_TD0 #0
35	PD7	ADC0_CH7 DAC0_N1 / OPAMP_N1	TIM1_CC1 #4 LETIM0_OUT1 #0 PCNT0_S1IN #3	US1_TX #2 I2C0_SCL #1	CMU_CLK0 #2 LES_ALTEX1 #0 ACMP1_O #2 ETM_TCLK #0
36	PD8	BU_VIN			CMU_CLK1 #1
37	PC6	ACMP0_CH6		LEU1_TX #0 I2C0_SDA #2	LES_CH6 #0 ETM_TCLK #2
38	PC7	ACMP0_CH7		LEU1_RX #0 I2C0_SCL #2	LES_CH7 #0 ETM_TD0 #2
39	VDD_DREG	Power supply for on-chip voltage	ge regulator.	,	
40	DECOUPLE	Decouple output for on-chip vo	Itage regulator. An external capa	acitance of size C _{DECOUPLE} is rec	quired at this pin.
41	PE4	LCD_COM0		US0_CS #1	
42	PE5	LCD_COM1		US0_CLK #1	
43	PE6	LCD_COM2		US0_RX #1	
44	PE7	LCD_COM3		US0_TX #1	
45	PC12	ACMP1_CH4 DAC0_OUT1ALT #0/ OPAMP_OUT1ALT			CMU_CLK0 #1 LES_CH12 #0
46	PC13	ACMP1_CH5 DAC0_OUT1ALT #1/ OPAMP_OUT1ALT	TIM0_CDTI0 #1/3 TIM1_CC0 #0 TIM1_CC2 #4 PCNT0_S0IN #0		LES_CH13 #0
47	PC14	ACMP1_CH6 DAC0_OUT1ALT #2/ OPAMP_OUT1ALT	TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0	US0_CS #3	LES_CH14 #0
48	PC15	ACMP1_CH7 DAC0_OUT1ALT #3/ OPAMP_OUT1ALT	TIM0_CDTI2 #1/3 TIM1_CC2 #0	US0_CLK #3	LES_CH15 #0 DBG_SWO #1
49	PF0		TIM0_CC0 #5 LETIM0_OUT0 #2	US1_CLK #2 LEU0_TX #3 I2C0_SDA #5	DBG_SWCLK #0/1/2/3
50	PF1		TIM0_CC1 #5 LETIM0_OUT1 #2	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0/1/2/3 GPIO_EM4WU3
51	PF2	LCD_SEG0	TIM0_CC2 #5	LEU0_TX #4	ACMP1_O #0 DBG_SWO #0 GPIO_EM4WU4
52	PF3	LCD_SEG1	TIM0_CDTI0 #2/5		PRS_CH0 #1 ETM_TD3 #1
53	PF4	LCD_SEG2	TIM0_CDTI1 #2/5		PRS_CH1 #1
54	PF5	LCD_SEG3	TIM0_CDTI2 #2/5		PRS_CH2 #1



	QFN64 Pin# and Name		Pin Alternate Functi	onality / Description					
Pin #	Pin Name	Analog	Analog Timers Communication						
55	IOVDD_5	Digital IO power supply 5.							
56	PE8	LCD_SEG4	PCNT2_S0IN #1		PRS_CH3 #1				
57	PE9	LCD_SEG5	PCNT2_S1IN #1						
58	PE10	LCD_SEG6	TIM1_CC0 #1	US0_TX #0	BOOT_TX				
59	PE11	LCD_SEG7	TIM1_CC1 #1	US0_RX #0	LES_ALTEX5 #0 BOOT_RX				
60	PE12	LCD_SEG8	TIM1_CC2 #1	US0_RX #3 US0_CLK #0 I2C0_SDA #6	CMU_CLK1 #2 LES_ALTEX6 #0				
61	PE13	LCD_SEG9		US0_TX #3 US0_CS #0 I2C0_SCL #6	LES_ALTEX7 #0 ACMP0_O #0 GPIO_EM4WU5				
62	PE14	LCD_SEG10	TIM3_CC0 #0	LEU0_TX #2					
63	PE15	LCD_SEG11	TIM3_CC1 #0	LEU0_RX #2					
64	PA15	LCD_SEG12	TIM3_CC2 #0						

4.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in Table 4.2 (p. 52). The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Note

Some functionality, such as analog interfaces, do not have alternate settings or a LOCA-TION bitfield. In these cases, the pinout is shown in the column corresponding to LOCA-TION 0.

Table 4.2. Alternate functionality overview

Alternate			L	OCATIO	N							
Functionality	0	1	2	3	4	5	6	Description				
ACMP0_CH4	PC4							Analog comparator ACMP0, channel 4.				
ACMP0_CH5	PC5							Analog comparator ACMP0, channel 5.				
ACMP0_CH6	PC6							Analog comparator ACMP0, channel 6.				
ACMP0_CH7	PC7							Analog comparator ACMP0, channel 7.				
ACMP0_O	PE13		PD6					Analog comparator ACMP0, digital output.				
ACMP1_CH4	PC12							Analog comparator ACMP1, channel 4.				
ACMP1_CH5	PC13							Analog comparator ACMP1, channel 5.				
ACMP1_CH6	PC14							Analog comparator ACMP1, channel 6.				
ACMP1_CH7	PC15							Analog comparator ACMP1, channel 7.				
ACMP1_O	PF2		PD7					Analog comparator ACMP1, digital output.				
ADC0_CH0	PD0							Analog to digital converter ADC0, input channel number 0.				
ADC0_CH1	PD1							Analog to digital converter ADC0, input channel number 1.				
ADC0_CH2	PD2							Analog to digital converter ADC0, input channel number 2.				
ADC0_CH3	PD3							Analog to digital converter ADC0, input channel number 3.				



Alternate LOCATION										
Functionality	0	1	2	3	4	5	6	Description		
ADC0_CH4	PD4							Analog to digital converter ADC0, input channel number 4.		
ADC0_CH5	PD5							Analog to digital converter ADC0, input channel number 5.		
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.		
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.		
BOOT_RX	PE11							Bootloader RX		
BOOT_TX	PE10							Bootloader TX		
BU_VIN	PD8							Battery input for Backup Power Domain		
CMU_CLK0	PA2	PC12	PD7					Clock Management Unit, clock output number 0.		
CMU_CLK1	PA1	PD8	PE12					Clock Management Unit, clock output number 1.		
DAC0_N0 / OPAMP_N0	PC5							Operational Amplifier 0 external negative input.		
DAC0_N1 / OPAMP_N1	PD7							Operational Amplifier 1 external negative input.		
OPAMP_N2	PD3							Operational Amplifier 2 external negative input.		
DAC0_OUT0 / OPAMP_OUT0	PB11							Digital to Analog Converter DAC0_OUT0 / OPAMP output channel number 0.		
DAC0_OUT0ALT / OPAMP_OUT0ALT					PD0			Digital to Analog Converter DAC0_OUT0ALT / OPAMP alternative output for channel 0.		
DAC0_OUT1 / OPAMP_OUT1	PB12							Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1.		
DAC0_OUT1ALT / OPAMP_OUT1ALT	PC12	PC13	PC14	PC15	PD1			Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1.		
OPAMP_OUT2	PD5	PD0						Operational Amplifier 2 output.		
DAC0_P0 / OPAMP_P0	PC4							Operational Amplifier 0 external positive input.		
DAC0_P1 / OPAMP_P1	PD6							Operational Amplifier 1 external positive input.		
OPAMP_P2	PD4							Operational Amplifier 2 external positive input.		
DBG_SWCLK	PF0	PF0	PF0	PF0				Debug-interface Serial Wire clock input. Note that this function is enabled to pin out of reset, and has a built-in pull down.		
								Debug-interface Serial Wire data input / output.		
DBG_SWDIO	PF1	PF1	PF1	PF1				Note that this function is enabled to pin out of reset, and has a built-in pull up.		
								Debug-interface Serial Wire viewer Output.		
DBG_SWO	PF2	PC15	PD1	PD2				Note that this function is not enabled after reset, and must be enabled by software to be used.		
ETM_TCLK	PD7		PC6	PA6				Embedded Trace Module ETM clock .		
ETM_TD0	PD6		PC7	PA2				Embedded Trace Module ETM data 0.		
ETM_TD1	PD3		PD3	PA3				Embedded Trace Module ETM data 1.		
ETM_TD2	PD4		PD4	PA4				Embedded Trace Module ETM data 2.		
ETM_TD3	PD5	PF3	PD5	PA5				Embedded Trace Module ETM data 3.		
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4		
GPIO_EM4WU1	PA6							Pin can be used to wake the system up from EM4		
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4		
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4		
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4		



Alternate			L	OCATIO	N			
Functionality	0	1	2	3	4	5	6	Description
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7	PC7			PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6	PC6			PF0	PE12	I2C0 Serial Data input / output.
I2C1_SCL	PC5	PB12						I2C1 Serial Clock Line input / output.
I2C1_SDA	PC4	PB11						I2C1 Serial Data input / output.
LCD_BCAP_N	PA13							LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.
LCD_BCAP_P	PA12							LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.
								LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS.
LCD_BEXT	PA14							An external LCD voltage may also be applied to this pin if the booster is not enabled.
								If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO.
LCD_COM0	PE4							LCD driver common line number 0.
LCD_COM1	PE5							LCD driver common line number 1.
LCD_COM2	PE6							LCD driver common line number 2.
LCD_COM3	PE7							LCD driver common line number 3.
LCD_SEG0	PF2							LCD segment line 0. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG1	PF3							LCD segment line 1. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG2	PF4							LCD segment line 2. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG3	PF5							LCD segment line 3. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG4	PE8							LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG5	PE9							LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG6	PE10							LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG7	PE11							LCD segment line 7. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG8	PE12							LCD segment line 8. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG9	PE13							LCD segment line 9. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG10	PE14							LCD segment line 10. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG11	PE15							LCD segment line 11. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG12	PA15							LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG13	PA0							LCD segment line 13. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG14	PA1							LCD segment line 14. Segments 12, 13, 14 and 15 are controlled by SEGEN3.



Alternate LOCATION									
Functionality	0	1	2	3	4	5	6	Description	
LCD_SEG15	PA2							LCD segment line 15. Segments 12, 13, 14 and 15 are controlled by SEGEN3.	
LCD_SEG16	PA3							LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4.	
LCD_SEG17	PA4							LCD segment line 17. Segments 16, 17, 18 and 19 are controlled by SEGEN4.	
LCD_SEG18	PA5							LCD segment line 18. Segments 16, 17, 18 and 19 are controlled by SEGEN4.	
LCD_SEG19	PA6							LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4.	
LCD_SEG20/ LCD_COM4	PB3							LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD CON line 4	
LCD_SEG21/ LCD_COM5	PB4							LCD segment line 21. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COV line 5	
LCD_SEG22/ LCD_COM6	PB5							LCD segment line 22. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COV line 6	
LCD_SEG23/ LCD_COM7	PB6							LCD segment line 23. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COV line 7	
LES_ALTEX0	PD6							LESENSE alternate exite output 0.	
LES_ALTEX1	PD7							LESENSE alternate exite output 1.	
LES_ALTEX2	PA3							LESENSE alternate exite output 2.	
LES_ALTEX3	PA4							LESENSE alternate exite output 3.	
LES_ALTEX4	PA5							LESENSE alternate exite output 4.	
LES_ALTEX5	PE11							LESENSE alternate exite output 5.	
LES_ALTEX6	PE12							LESENSE alternate exite output 6.	
LES_ALTEX7	PE13							LESENSE alternate exite output 7.	
LES_CH4	PC4							LESENSE channel 4.	
LES_CH5	PC5							LESENSE channel 5.	
LES_CH6	PC6							LESENSE channel 6.	
LES_CH7	PC7							LESENSE channel 7.	
LES_CH12	PC12							LESENSE channel 12.	
LES_CH13	PC13							LESENSE channel 13.	
LES_CH14	PC14							LESENSE channel 14.	
LES_CH15	PC15							LESENSE channel 15.	
LETIM0_OUT0	PD6	PB11	PF0	PC4				Low Energy Timer LETIM0, output channel 0.	
LETIM0_OUT1	PD7	PB12	PF1	PC5				Low Energy Timer LETIM0, output channel 1.	
LEU0_RX	PD5	PB14	PE15	PF1	PA0			LEUART0 Receive input.	
LEU0_TX	PD4	PB13	PE14	PF0	PF2			LEUART0 Transmit output. Also used as receive input in ha duplex communication.	
LEU1_RX	PC7	PA6						LEUART1 Receive input.	
LEU1_TX	PC6	PA5						LEUART1 Transmit output. Also used as receive input in hal duplex communication.	
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.	
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.	



Alternate LOCATION										
Functionality	0	1	2	3	4	5	6	Description		
PCNT0_S0IN	PC13			PD6				Pulse Counter PCNT0 input number 0.		
PCNT0_S1IN	PC14			PD7				Pulse Counter PCNT0 input number 1.		
PCNT1_S0IN	PC4	PB3						Pulse Counter PCNT1 input number 0.		
PCNT1_S1IN	PC5	PB4						Pulse Counter PCNT1 input number 1.		
PCNT2_S0IN	PD0	PE8						Pulse Counter PCNT2 input number 0.		
PCNT2_S1IN	PD1	PE9						Pulse Counter PCNT2 input number 1.		
PRS_CH0	PA0	PF3						Peripheral Reflex System PRS, channel 0.		
PRS_CH1	PA1	PF4						Peripheral Reflex System PRS, channel 1.		
PRS_CH2		PF5						Peripheral Reflex System PRS, channel 2.		
PRS_CH3		PE8						Peripheral Reflex System PRS, channel 3.		
TIM0_CC0	PA0	PA0		PD1	PA0	PF0		Timer 0 Capture Compare input / output channel 0.		
TIM0_CC1	PA1	PA1		PD2		PF1		Timer 0 Capture Compare input / output channel 1.		
TIM0_CC2	PA2	PA2		PD3		PF2		Timer 0 Capture Compare input / output channel 2.		
TIM0_CDTI0	PA3	PC13	PF3	PC13		PF3		Timer 0 Complimentary Deat Time Insertion channel 0.		
TIM0_CDTI1	PA4	PC14	PF4	PC14		PF4		Timer 0 Complimentary Deat Time Insertion channel 1.		
TIM0_CDTI2	PA5	PC15	PF5	PC15	PC4	PF5		Timer 0 Complimentary Deat Time Insertion channel 2.		
TIM1_CC0	PC13	PE10		PB7	PD6			Timer 1 Capture Compare input / output channel 0.		
TIM1_CC1	PC14	PE11		PB8	PD7			Timer 1 Capture Compare input / output channel 1.		
TIM1_CC2	PC15	PE12		PB11	PC13			Timer 1 Capture Compare input / output channel 2.		
TIM2_CC0		PA12						Timer 2 Capture Compare input / output channel 0.		
TIM2_CC1		PA13						Timer 2 Capture Compare input / output channel 1.		
TIM2_CC2		PA14						Timer 2 Capture Compare input / output channel 2.		
TIM3_CC0	PE14							Timer 3 Capture Compare input / output channel 0.		
TIM3_CC1	PE15							Timer 3 Capture Compare input / output channel 1.		
TIM3_CC2	PA15							Timer 3 Capture Compare input / output channel 2.		
US0_CLK	PE12	PE5		PC15	PB13	PB13		USART0 clock input / output.		
US0_CS	PE13	PE4		PC14	PB14	PB14		USART0 chip select input / output.		
								USART0 Asynchronous Receive.		
US0_RX	PE11	PE6		PE12	PB8			USART0 Synchronous mode Master Input / Slave Output (MISO).		
US0_TX	PE10	PE7		PE13	PB7			USART0 Asynchronous Transmit. Also used as receive inpu in half duplex communication. USART0 Synchronous mode Master Output / Slave Input		
								(MOSI).		
US1_CLK	PB7	PD2	PF0					USART1 clock input / output.		
US1_CS	PB8	PD3	PF1					USART1 chip select input / output.		
								USART1 Asynchronous Receive.		
US1_RX		PD1	PD6					USART1 Synchronous mode Master Input / Slave Output (MISO).		
								USART1 Asynchronous Transmit.Also used as receive inpu in half duplex communication.		
US1_TX		PD0	PD7					USART1 Synchronous mode Master Output / Slave Input (MOSI).		
US2_CLK	PC4	PB5						USART2 clock input / output.		
US2_CS	PC5	PB6						USART2 chip select input / output.		



Alternate			L	OCATIO	N			
Functionality	0 1 2 3 4 5 6							Description
US2_RX		PB4						USART2 Asynchronous Receive. USART2 Synchronous mode Master Input / Slave Output (MISO).
US2_TX		PB3						USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. USART2 Synchronous mode Master Output / Slave Input (MOSI).

4.3 GPIO Pinout Overview

The specific GPIO pins available in *EFM32LG840* is shown in Table 4.3 (p. 57). Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port in indicated by a number from 15 down to 0.


Table 4.3. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	PA15	PA14	PA13	PA12	-	-	-	-	-	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Port B	-	PB14	PB13	PB12	PB11	-	-	PB8	PB7	PB6	PB5	PB4	PB3	-	-	-
Port C	PC15	PC14	PC13	PC12	-	-	-	-	PC7	PC6	PC5	PC4	-	-	-	-
Port D	-	-	-	-	-	-	-	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	PF5	PF4	PF3	PF2	PF1	PF0

4.4 Opamp Pinout Overview

The specific opamp terminals available in *EFM32LG840* is shown in Figure 4.2 (p. 57) .

Figure 4.2. Opamp Pinout




57



4.5 QFN64 Package

Figure 4.3. QFN64



Note:

- 1. Dimensioning & tolerancing confirm to ASME Y14.5M-1994.
- 2. All dimensions are in millimeters. Angles are in degrees.
- 3. Dimension 'b' applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip. Dimension L1 represents terminal full back from package edge up to 0.1 mm is acceptable.
- 4. Coplanarity applies to the exposed heat slug as well as the terminal.
- 5. Radius on terminal is optional

Table 4.4. QFN64 (Dimensions in mm)

Symbol	A	A1	A3	b	D	Ш	D2	E2	е	_	L1	aaa	bbb	ccc	ddd	eee
Min	0.80	0.00		0.20			7.10	7.10		0.40	0.00					
Nom	0.85	-	0.203 REF	0.25	9.00 BSC	9.00 BSC	7.20	7.20	0.50 BSC	0.45		0.10	0.10	0.10	0.05	0.08
Max	0.90	0.05		0.30			7.30	7.30		0.50	0.10					

The QFN64 Package uses Nickel-Palladium-Gold preplated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx



5 PCB Layout and Soldering

5.1 Recommended PCB Layout

Figure 5.1. QFN64 PCB Land Pattern




Table 5.1. QFN64 PCB Land Pattern Dimensions (Dimensions in mm)

Symbol	Dim. (mm)	Symbol	Pin number	Symbol	Pin number
а	0.85	P1	1	P8	64
b	0.30	P2	16	P9	65
С	0.50	P3	17	-	-
d	8.90	P4	32	-	-
е	8.90	P5	33	-	-
f	7.20	P6	48	-	-
g	7.20	P7	49	-	-



Figure 5.2. QFN64 PCB Solder Mask




Table 5.2. QFN64 PCB Solder Mask Dimensions (Dimensions in mm)

Symbol	Dim. (mm)	Symbol	Dim. (mm)
а	0.97	е	8.90
b	0.42	f	7.32
С	0.50	g	7.32
d	8.90	-	-



Figure 5.3. QFN64 PCB Stencil Design




Table 5.3. QFN64 PCB Stencil Design Dimensions (Dimensions in mm)

Symbol	Dim. (mm)	Symbol	Dim. (mm)
а	0.75	е	8.90
b	0.22	x	2.70
С	0.50	у	2.70
d	8.90	Z	0.80

- 1. The drawings are not to scale.
- 2. All dimensions are in millimeters.
- 3. All drawings are subject to change without notice.
- 4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
- 5. Stencil thickness 0.125 mm.
- 6. For detailed pin-positioning, see Figure 4.3 (p. 58).

5.2 Soldering Information

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.

The packages have a Moisture Sensitivity Level rating of 3, please see the latest IPC/JEDEC J-STD-033 standard for MSL description and level 3 bake conditions. Place as many and as small as possible vias underneath each of the solder patches under the ground pad.




6 Chip Marking, Revision and Errata

6.1 Chip Marking

In the illustration below package fields and position are shown.

Figure 6.1. Example Chip Marking



6.2 Revision

The revision of a chip can be determined from the "Revision" field in Figure 6.1 (p. 62).

6.3 Errata

Please see the errata document for EFM32LG840 for description and resolution of device erratas. This document is available in Simplicity Studio and online at:

62

http://www.silabs.com/support/pages/document-library.aspx?p=MCUs--32-bit



7 Revision History

7.1 Revision 1.21

November 21st, 2013

Updated figures.

Updated errata-link.

Updated chip marking.

Added link to Environmental and Quality information.

Re-added missing DAC-data.

7.2 Revision 1.20

September 30th, 2013

Added I2C characterization data.

Added SPI characterization data.

Corrected the DAC and OPAMP2 pin sharing information in the Alternate Functionality Pinout section.

Corrected GPIO operating voltage from 1.8 V to 1.85 V.

Corrected the ADC resolution from 12, 10 and 6 bit to 12, 8 and 6 bit.

Removed UART mentioned incorrectly in the QFN64 parts.

Updated Environmental information.

Updated trademark, disclaimer and contact information.

Other minor corrections.

7.3 Revision 1.10

June 28th, 2013

Updated power requirements in the Power Management section.

Removed minimum load capacitance figure and table. Added reference to application note.

63

Other minor corrections.

7.4 Revision 1.00

September 11th, 2012

Updated the HFRCO 1 MHz band typical value to 1.2 MHz.

Updated the HFRCO 7 MHz band typical value to 6.6 MHz.

Other minor corrections.



7.5 Revision 0.92

May 25th, 2012

Corrected EM3 current consumption in the Electrical Characteristics section.

7.6 Revision 0.90

April 27th, 2012

Initial preliminary release.



A Disclaimer and Trademarks

A.1 Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



B Contact Information

Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701

Please visit the Silicon Labs Technical Support web page: http://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.



Table of Contents

1.	Ordering Information		2
2.	System Summary		
	2.1. System Introduction		
	2.2. Configuration Summary		
	2.3. Memory Map		8
3.	Electrical Characteristics	. '	10
	3.1. Test Conditions		
	3.2. Absolute Maximum Ratings	. '	10
	3.3. General Operating Conditions	. '	10
	3.4. Current Consumption	. '	12
	3.5. Transition between Energy Modes	. '	13
	3.6. Power Management		13
	3.7. Flash		14
	3.8. General Purpose Input Output		15
	3.9. Oscillators		22
	3.10. Analog Digital Converter (ADC)	•	 26
	3.11. Digital Analog Converter (DAC)	•	36
	3.12. Operational Amplifier (OPAMP)		37
	3.13. Analog Comparator (ACMP)		٥, 11
	3.14. Voltage Comparator (VCMP)		77 71
	3.15. LCD		4 A
	3.16. I2C		
	3.17. USART SPI		
	3.18. Digital Peripherals		
4	3.16. Digital Periprietals	•	47
4.	Pinout and Package	٠ '	49
	4.1. Pinout		
	4.2. Alternate Functionality Pinout	. ;	52
	4.3. GPIO Pinout Overview		
	4.4. Opamp Pinout Overview		
_	4.5. QFN64 Package		
5.	PCB Layout and Soldering	. ;	59
	5.1. Recommended PCB Layout		59
	5.2. Soldering Information	. (61
6.	Chip Marking, Revision and Errata	. (62
	6.1. Chip Marking	. (62
	6.2. Revision		
	6.3. Errata	. (62
7.	Revision History		
	7.1. Revision 1.21	. (63
	7.2. Revision 1.20	. (63
	7.3. Revision 1.10	. (63
	7.4. Revision 1.00		
	7.5. Revision 0.92		
	7.6. Revision 0.90	. (64
Α	Disclaimer and Trademarks	. (6.F
,	A.1. Disclaimer		65
	A.2. Trademark Information	ď	65
R	Contact Information		66
٥.	B.1		



List of Figures

2.1. Block Diagram	. 3
2.2. EFM32LG840 Memory Map with largest RAM and Flash sizes	. 9
3.1. Typical Low-Level Output Current, 2V Supply Voltage	16
3.2. Typical High-Level Output Current, 2V Supply Voltage	17
3.3. Typical Low-Level Output Current, 3V Supply Voltage	18
3.4. Typical High-Level Output Current, 3V Supply Voltage	
3.5. Typical Low-Level Output Current, 3.8V Supply Voltage	
3.6. Typical High-Level Output Current, 3.8V Supply Voltage	
3.7. Calibrated LFRCO Frequency vs Temperature and Supply Voltage	24
3.8. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature	
3.9. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature	
3.10. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature	
3.11. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature	
3.12. Integral Non-Linearity (INL)	
3.13. Differential Non-Linearity (DNL)	
3.14. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C	
3.15. ADC Integral Linearity Error vs Code, Vdd = 3V, Temp = 25°C	
3.16. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C	
3.17. ADC Absolute Offset, Common Mode = Vdd /2	35
3.18. ADC Dynamic Performance vs Temperature for all ADC References, Vdd = 3V	
3.19. ADC Temperature sensor readout	
3.20. OPAMP Common Mode Rejection Ratio	
3.21. OPAMP Positive Power Supply Rejection Ratio	
3.22. OPAMP Negative Power Supply Rejection Ratio	
3.23. OPAMP Voltage Noise Spectral Density (Unity Gain) V _{out} =1V	40
3.25. ACMP Characteristics, Vdd = 3V, Temp = 25°C, FULLBIAS = 0, HALFBIAS = 1	40
3.26. SPI Master Timing	
3.27. SPI Slave Timing	
4.1. <i>EFM32LG840</i> Pinout (top view, not to scale)	
4.2. Opamp Pinout	
4.3. QFN64	
5.1. QFN64 PCB Land Pattern	
5.2. QFN64 PCB Solder Mask	
5.3. QFN64 PCB Stencil Design	
6.1. Example Chip Marking	62



List of Tables

1.1. Ordering Information	
2.1. Configuration Summary	. 7
3.1. Absolute Maximum Ratings	10
3.2. General Operating Conditions	
3.3. Environmental	
3.4. Current Consumption	12
3.5. Energy Modes Transitions	13
3.6. Power Management	13
3.7. Flash	14
3.8. GPIO	15
3.9. LFXO	22
3.10. HFXO	23
3.11. LFRCO	23
3.12. HFRCO	24
3.13. ULFRCO	26
3.14. ADC	26
3.15. DAC	36
3.16. OPAMP	37
3.17. ACMP	41
3.18. VCMP	43
3.19. LCD	44
3.20. I2C Standard-mode (Sm)	45
3.21. I2C Fast-mode (Fm)	
3.22. I2C Fast-mode Plus (Fm+)	46
3.23. SPI Master Timing	46
3.24. SPI Slave Timing	
3.25. Digital Peripherals	47
4.1. Device Pinout	
4.2. Alternate functionality overview	52
4.3. GPIO Pinout	57
4.4. QFN64 (Dimensions in mm)	58
5.1. QFN64 PCB Land Pattern Dimensions (Dimensions in mm)	59
5.2. QFN64 PCB Solder Mask Dimensions (Dimensions in mm)	60
5.3. QFN64 PCB Stencil Design Dimensions (Dimensions in mm)	



List of Equations

3.1. Total ACMP Active Current	41
3.2. VCMP Trigger Level as a Function of Level Setting	43
3.3. Total LCD Current Based on Operational Mode and Internal Boost	44

SI20S.COM











