TABLE OF CONTENTS

Features
Applications1
Functional Block Diagrams1
General Description1
Revision History
Specifications
Receiver Input Threshold Test Voltages 4
Timing Specifications
Absolute Maximum Ratings
Thermal Resistance
ESD Caution
Pin Configurations and Function Descriptions7
Typical Performance Characteristics
Test Circuits and Switching Characteristics

REVISION HISTORY

1/16—Rev. A to Rev. B	
Changed NC to DNC	Throughout
Changes to Table 1 Title	
Changes to Table 6	6

3/12-Rev. 0 to Rev. A

Added ADN4694E and ADN4695E	Universal
Change to Features Section, General Description Sect	ion,
and Table 1	1
Added Type 2 Receiver Parameters, Table 2	3

Driver Voltage and Current Measurements	11
Driver Timing Measurements	12
Receiver Timing Measurements	13
Theory of Operation	14
Half-Duplex/Full-Duplex Operation	14
Three-State Bus Connection	14
Truth Tables	14
Glitch-Free Power-Up/Power-Down	15
Fault Conditions	15
Receiver Input Thresholds/Fail-Safe	15
Applications Information	16
Outline Dimensions	17
Ordering Guide	17

Added Table 4, Renumbered Sequentially	5
Added Type 2 Receiver Parameters, Table 5	5
Changes to Table 8	7
Added Table 13	14
Changes to Receiver Input Thresholds/Fail-Safe Section	
and Figure 35	15
Changes to Figure 36 and Figure 37 and Their Captions	16

1/12—Revision 0: Initial Version

SPECIFICATIONS

 $V_{\rm CC}$ = 3.0 V to 3.6 V; $R_{\rm L}$ = 50 $\Omega;$ $T_{\rm A}$ = $T_{\rm MIN}$ to $T_{\rm MAX}$, unless otherwise noted. 1

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER						
Differential Outputs						
Differential Output Voltage Magnitude		480		650	mV	See Figure 18
$\Delta V_{oD} $ for Complementary Output States		-50		+50	mV	See Figure 18
Common-Mode Output Voltage (Steady State)	V _{OC(SS)}	0.8		1.2	v	See Figure 19, Figure 22
$\Delta V_{OC(SS)}$ for Complementary Output States	$\Delta V_{OC(SS)}$	-50		+50	mV	See Figure 19, Figure 22
Peak-to-Peak V _{oc}	V _{OC(PP)}			150	mV	See Figure 19, Figure 22
Maximum Steady-State Open-Circuit Output Voltage	$V_{A(O)}, V_{B(O)}, V_{V(O)}, or V_{Z(O)}$	0		2.4	V	See Figure 20
Voltage Overshoot	Y(0)/ 2 Y(0)					
Low to High	V _{PH}			1.2V _{ss}	v	See Figure 23, Figure 26
High to Low	V _{PL}	-0.2V _{ss}			v	See Figure 23, Figure 26
Output Current	♥ PL	0.2 V _{SS}			v	See Figure 25, Figure 20
Short Circuit				24	mA	See Figure 21
	I _{os}	-15				_
High Impedance State, Driver Only	I _{oz}			+10	μA	$-1.4 V \le (V_Y \text{ or } V_Z) \le 3.8 V,$ other output = 1.2 V
Power Off	I _{O(OFF)}	-10		+10	μA	$-1.4 \text{ V} \le (\text{V}_{\text{Y}} \text{ or } \text{V}_{\text{Z}}) \le 3.8 \text{ V},$ other output = 1.2 V, 0 V $\le \text{V}_{\text{CC}} \le 1.5 \text{ V}$
Output Capacitance	C_{γ} or C_{Z}		3		рF	$V_1 = 0.4 \sin(30e^6\pi t) V + 0.5 V^2$ other output = 1.2 V, DE = 0 V
Differential Output Capacitance	C _{YZ}			2.5	рF	$V_{AB} = 0.4 \sin(30e^6\pi t) V^2 DE = 0 V$
Output Capacitance Balance (C _Y /C _z)	C _{Y/Z}	0.99		1.01		
Logic Inputs (DI, DE)						
Input High Voltage	V _{IH}	2		V _{cc}	V	
Input Low Voltage	V _{IL}	GND		0.8	V	
Input High Current	I _{IH}	0		10	μA	$V_{IH} = 2 V \text{ to } V_{CC}$
Input Low Current	I _{IL}	0		10	μA	$V_{IL} = GND \text{ to } 0.8 \text{ V}$
RECEIVER						
Differential Inputs						
Differential Input Threshold Voltage						
Type 1 Receiver (ADN4690E, ADN4692E)	V _{TH}	-50		+50	mV	See Table 3, Figure 35
Type 2 Receiver (ADN4694E, ADN4695E)	V _{TH}	50		150	mV	See Table 4, Figure 35
Input Hysteresis	- 18					
Type 1 Receiver (ADN4690E, ADN4692E)	V _{HYS}		25		mV	
Type 2 Receiver (ADN4694E, ADN4695E)	V _{HYS}		0		mV	
Differential Input Voltage Magnitude		0.05	Ū	V_{cc}	V	
Input Capacitance	$C_A \text{ or } C_B$	0.05	3	V CC	pF	$V_1 = 0.4 \sin(30e^6\pi t) V + 0.5 V_1^2$
input capacitance	C _A OI C _B		J		рі	$v_1 = 0.4 \sin(300 \text{ m}) v + 0.3 v,$ other input = 1.2 V
Differential Input Capacitance	C _{AB}			2.5	рF	$V_{AB} = 0.4 \sin(30e^6\pi t) V^2$
Input Capacitance Balance (C_A/C_B)	C _{AB} C _{A/B}	0.99		1.01	P	Ав
Logic Output RO	-A/B	0.22				
Output High Voltage	V _{OH}	2.4			v	I _{OH} = -8 mA
Output High voltage Output Low Voltage		2.7		0.4	v	$I_{OH} = -8 \text{ mA}$
High Impedance Output Current	V _{ol}	-10				$V_0 = 0 \text{ V or } 3.6 \text{ V}$
	I _{oz}	-10		+15	μA	$v_0 = 0 v 0 0 3.0 v$
Logic Input RE						
Input High Voltage	V _{IH}	2		V _{cc}	V	
Input Low Voltage	V _{IL}	GND		0.8	V	
Input High Current	I _{IH}	-10		0	μA	$V_{IH} = 2 V \text{ to } V_{CC}$
Input Low Current	I	-10		0	μA	$V_{IL} = GND$ to 0.8 V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
BUS INPUT/OUTPUT						
Input Current						
A (Receiver or Transceiver with Driver Disabled)	IA	0		32	μΑ	$V_B = 1.2 V$, $V_A = 3.8 V$
		-20		+20	μΑ	V_B = 1.2 V, V_A = 0 V or 2.4 V
		-32		0	μΑ	$V_B = 1.2 V, V_A = -1.4 V$
B (Receiver or Transceiver with Driver Disabled)	IB	0		32	μΑ	$V_A = 1.2 V$, $V_B = 3.8 V$
		-20		+20	μΑ	V_{A} = 1.2 V, V_{B} = 0 V or 2.4 V
		-32		0	μΑ	$V_A = 1.2 V, V_B = -1.4 V$
Differential (Receiver or Transceiver with Driver Disabled)	I _{AB}	-4		+4	μΑ	$V_A = V_B, \ 1.4 \le V_A \le 3.8 \ V$
Power-Off Input Current						$0 V \leq V_{CC} \leq 1.5 V$
A (Receiver or Transceiver)	I _{A(OFF)}	0		32	μΑ	$V_B = 1.2 V, V_A = 3.8 V$
		-20		+20	μΑ	V_B = 1.2 V, V_A = 0 V or 2.4 V
		-32		0	μΑ	$V_B = 1.2 V, V_A = -1.4 V$
B (Receiver or Transceiver)	I _{B(OFF)}	0		32	μΑ	$V_A = 1.2 V, V_B = 3.8 V$
		-20		+20	μΑ	$V_A = 1.2 V$, $V_B = 0 V$ or 2.4 V
		-32		0	μΑ	$V_A = 1.2 V, V_B = -1.4 V$
Differential (Receiver or Transceiver)	I _{AB(OFF)}	-4		+4	μΑ	$V_{A} = V_{B}$, 1.4 V $\leq V_{A} \leq 3.8$ V
Input Capacitance (Transceiver with Driver Disabled)	C _A or C _B		5		pF	$V_1 = 0.4 \sin(30e^6\pi t) V + 0.5 V^2$ other input = 1.2 V, DE = 0 V
Differential Input Capacitance (Transceiver with Driver Disabled)	C _{AB}			3	pF	$V_{AB} = 0.4 \sin(30e^6\pi t) V^2 DE = 0 V$
Input Capacitance Balance (C _A /C _B) (Transceiver with Driver Disabled)	C _{A/B}	0.99		1.01		DE = 0 V
POWER SUPPLY						
Supply Current	Icc					
Only Driver Enabled			13	22	mA	DE, $\overline{\text{RE}} = V_{CC}$, $R_L = 50 \ \Omega$
Both Driver and Receiver Disabled			1	4	mA	$DE = 0 V$, $\overline{RE} = V_{CC}$, $R_L = no load$
Both Driver and Receiver Enabled			16	24	mA	$DE = V_{CC}, \overline{RE} = 0 V, R_L = 50 \Omega$
Only Receiver Enabled			4	13	mA	DE, $\overline{\text{RE}} = 0 \text{ V}$, $R_L = 50 \Omega$
Total Power Dissipation	PD			94	mW	$ \begin{array}{l} R_L = 50 \; \Omega, \; input \; (DI) = 50 \; MHz, \\ 50\% \; duty \; \underline{cycle} \; square \; wave; \\ DE = V_{CC}; \; \overline{RE} = 0 \; V; \; T_A = 85^\circ C \end{array} $

 1 All typical values are given for V_{CC} = 3.3 V and T_A = 25°C. 2 HP4194A impedance analyzer (or equivalent).

RECEIVER INPUT THRESHOLD TEST VOLTAGES

 $\overline{\text{RE}} = 0$ V, H = high, L = low.

Table 3. Test Voltages for Type 1 Receiver

A	pplied Voltages	Input Voltage, Differential	Differential Input Voltage, Common Mode			
V _A (V)	V _B (V)	V _{ID} (V)	V _{IC} (V)	RO		
2.4	0	2.4	1.2	Н		
0	2.4	-2.4	1.2	L		
3.425	3.375	0.05	3.4	Н		
3.375	3.425	-0.05	3.4	L		
-0.975	-1.025	0.05	-1	Н		
-1.025	-0.975	-0.05	-1	L		

	Applied Voltages	Input Voltage, Differential	Input Voltage, Common Mode	Receiver Output
V _A (V)	V _B (V)	V _{ID} (V)	V _{IC} (V)	RO
2.4	0	2.4	1.2	Н
0	2.4	-2.4	1.2	L
3.475	3.325	0.15	3.4	Н
3.425	3.375	0.05	3.4	L
-0.925	-1.075	0.15	-1	Н
-0.975	-1.025	0.05	-1	L

Table 4. Test Voltages for Type 2 Receiver

TIMING SPECIFICATIONS

 V_{CC} = 3.0 V to 3.6 V; T_A = T_{MIN} to T_{MAX} , unless otherwise noted.¹

Table 5.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER						
Maximum Data Rate		100			Mbps	
Propagation Delay	tplh, tphl	2	2.5	3.5	ns	See Figure 23, Figure 26
Differential Output Rise/Fall Time	t _R , t _F	2	2.6	3.2	ns	See Figure 23, Figure 26
Pulse Skew tphl – tplh	tsк		30	150	ps	See Figure 23, Figure 26
Part-to-Part Skew	t _{sk(PP)}			0.9	ns	See Figure 23, Figure 26
Period Jitter, rms (One Standard Deviation) ²	t _{J(PER)}		2	3	ps	50 MHz clock input ³ (see Figure 25)
Peak-to-Peak Jitter ^{2, 4}	t _{J(PP)}			150	ps	100 Mbps 2 ¹⁵ – 1 PRBS input ⁵ (see Figure 28)
Disable Time from High Level	t PHZ		4	7	ns	See Figure 24, Figure 27
Disable Time from Low Level	t _{PLZ}		4	7	ns	See Figure 24, Figure 27
Enable Time to High Level	t _{PZH}		4	7	ns	See Figure 24, Figure 27
Enable Time to Low Level	t _{PZL}		4	7	ns	See Figure 24, Figure 27
RECEIVER						
Propagation Delay	trplh, trphl	2		6	ns	$C_L = 15 \text{ pF}$ (see Figure 29, Figure 32)
Rise/Fall Time	t _R , t _F	1		2.3	ns	$C_L = 15 \text{ pF}$ (see Figure 29, Figure 32)
Pulse Skew trphl – trplh						$C_L = 15 \text{ pF}$ (see Figure 29, Figure 32)
Type 1 Receiver (ADN4690E, ADN4692E)	tsк		100	300	ps	
Type 2 Receiver (ADN4694E, ADN4695E)	tsк		300	500	ps	
Part-to-Part Skew ⁶	t _{SK(PP)}			1	ns	$C_L = 15 \text{ pF}$ (see Figure 29, Figure 32)
Period Jitter, RMS (One Standard Deviation) ²	t _{J(PER)}		4	7	ps	50 MHz clock input ³ (see Figure 31)
Peak-to-Peak Jitter ^{2, 4}						100 Mbps 2 ¹⁵ − 1 PRBS input ⁵ (see Figure 34)
Type 1 Receiver (ADN4690E, ADN4692E)	t _{J(PP)}		200	700	ps	
Type 2 Receiver (ADN4694E, ADN4695E)	t _{J(PP)}		225	800	ps	
Disable Time from High Level	t _{RPHZ}		6	10	ns	See Figure 30, Figure 33
Disable Time from Low Level	t _{RPLZ}		6	10	ns	See Figure 30, Figure 33
Enable Time to High Level	t _{RPZH}		10	15	ns	See Figure 30, Figure 33
Enable Time to Low Level	t _{RPZL}		10	15	ns	See Figure 30, Figure 33

¹ All typical values are given for $V_{CC} = 3.3$ V and $T_A = 25$ °C.

² Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter. ³ $t_R = t_F = 0.5$ ns (10% to 90%), measured over 30,000 samples.

 4 Peak-to-peak jitter specifications include jitter due to pulse skew (t_{sk}).

 5 t_R = t_F = 0.5 ns (10% to 90%), measured over 100,000 samples.

⁶ HP4194A impedance analyzer or equivalent.

ABSOLUTE MAXIMUM RATINGS

 $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.

Table 6.

Parameter	Rating
V _{cc}	–0.5 V to +4 V
Digital Input Voltage (DE, RE, DI)	–0.5 V to +4 V
Receiver Input (A, B) Voltage	
Half-Duplex (ADN4690E, ADN4694E)	–1.8 V to +4 V
Full Duplex (ADN4692E, ADN4695E)	–4 V to +6 V
Receiver Output Voltage (RO)	–0.3 V to +4 V
Driver Output (A, B, Y, Z) Voltage	–1.8 V to +4 V
ESD Rating (A, B, Y, Z Pins)	
HBM (Human Body Model)	
Air Discharge	±15 kV
Contact Discharge	±8 kV
IEC 61000-4-2	
Air Discharge	±10 kV
Contact Discharge	±8 kV
ESD Rating (Other Pins, HBM)	±4 kV
ESD Rating (All Pins, FICDM)	±1.25 kV
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 7. Thermal Resistance

Package Type	θ _{JA}	Unit
8-Lead SOIC	121	°C/W
14-Lead SOIC	86	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. ADN4690E/ADN4694E Pin Configuration

Table 8. Pin Function Descriptions

DNC 1 14 V_{CC} RO 2 13 V_{CC} ADN4692E/ ADN4695E RE 3 12 A DE 4 11 B TOP VIEW DI 5 (Not to Scale) 10 Z GND 6 9 Y GND 7 8 DNC 104 NOTES 1. DNC = DO NOT CONNECT. 10471-

Figure 4. ADN4692E/ADN4695E Pin Configuration

ADN4690E/ ADN4694E Pin No. ¹	ADN4692E/ ADN4695E Pin No. ¹	Mnemonic	Description
1	2	RO	Receiver Output. Type 1 receiver (ADN4690E/ADN4692E), when enabled:
			If A – B \geq 50 mV, then RO = logic high. If A – B \leq –50 mV, then RO = logic low.
			Type 2 receiver (ADN4694E/ADN4695E), when enabled:
			If A − B ≥ 150 mV, then RO = logic high. If A − B ≤ 50 mV, then RO = logic low.
			Receiver output is undefined outside these conditions.
2	3	RE	Receiver Output Enable. A logic low on this pin enables the receiver output, RO. A logic high on this pin places RO in a high impedance state.
3	4	DE	Driver Output Enable. A logic high on this pin enables the driver differential outputs. A logic low on this pin places the driver differential outputs in a high impedance state.
4	5	DI	Driver Input. Half-duplex (ADN4690E/ADN4694E), when enabled:
			A logic low on DI forces A low and B high, whereas a logic high on DI forces A high and B low.
			Full-duplex (ADN4692E/ADN4695E), when enabled:
			A logic low on DI forces Y low and Z high, whereas a logic high on DI forces Y high and Z low.
5	6, 7	GND	Ground.
N/A	9	Y	Noninverting Driver Output Y.
N/A	10	Z	Inverting Driver Output Z.
6	N/A	А	Noninverting Receiver Input A and Noninverting Driver Output A.
N/A	12	А	Noninverting Receiver Input A.
7	N/A	В	Inverting Receiver Input B and Inverting Driver Output B.
N/A	11	В	Inverting Receiver Input B.
8	13, 14	V _{cc}	Power Supply (3.3 V \pm 0.3 V).
N/A	1, 8	DNC	Do Not Connect. Do not connect to these pins.

¹ N/A means not applicable.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Receiver Output Current vs. Output Voltage (Output Low) $(T_A = 25^{\circ}C)$




Figure 8. Receiver Output Current vs. Output Voltage (Output High) $(T_A = 25^{\circ}C)$




Figure 9. Driver Propagation Delay vs. Temperature (Data Rate = 2 Mbps, V_{CC} = 3.3 V, R_L = 50 Ω)




Figure 10. Receiver Propagation Delay vs. Temperature (Data Rate = 2 Mbps, V_{cc} = 3.3 V, V_{lD} = 200 mV, V_{lc} = 1 V, C_L = 15 pF)

Data Sheet

3.0 ADDED DRIVER PERIOD JITTER (ps) 2.5 2.0 1.5 1.0 0.5 100 100 FREQUENCY (MHz) Figure 11. Driver Jitter (Period) vs. Frequency $(V_{cc} = 3.3 V, T_A = 25^{\circ}C, Clock Input)$ ADDED DRIVER PEAK-TO-PEAK JITTER (ps) 10471-010 DATA RATE (Mbps) Figure 12. Driver Jitter (Peak-to-Peak) vs. Data Rate $(V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}, PRBS 2^{15} - 1 \text{ NRZ Input})$ ADDED DRIVER PEAK-TO-PEAK JITTER (ps) 10471-011 -40 -20 TEMPERATURE (°C) Figure 13. Driver Jitter (Peak-to-Peak) vs. Temperature (Data Rate = 100 Mbps, V_{CC} = 3.3 V, T_A = 25°C, PRBS 2¹⁵ – 1 NRZ Input)

ADN4690E/ADN4692E/ADN4694E/ADN4695E




Figure 15. Receiver Jitter (Peak-to-Peak) vs. Temperature (V_{CC} = 3.3 V, V_{IC} = 1 V, PRBS 2¹⁵ – 1 NRZ Input)




Figure 16. ADN4690E Driver Output Eye Pattern (Data Rate = 100 Mbps, PRBS $2^{15} - 1$ Input, $R_L = 50 \Omega$)




Figure 17. ADN4690E Receiver Output Eye Pattern (Data Rate = 100 Mbps, PRBS $2^{15} - 1$, $C_L = 15$ pF)

TEST CIRCUITS AND SWITCHING CHARACTERISTICS DRIVER VOLTAGE AND CURRENT MEASUREMENTS





Figure 18. Driver Voltage Measurement over Common-Mode Range



NOTES

1. C1, C2, AND C3 ARE 20% AND INCLUDE PROBE/STRAY CAPACITANCE < 2cm FROM DUT. 2. R1 AND R2 ARE 1%, METAL FILM, SURFACE MOUNT, <2cm FROM DUT.

118

0471

Figure 19. Driver Common-Mode Output Voltage Measurement




Figure 20. Maximum Steady-State Output Voltage Measurement





Figure 21. Driver Short Circuit



NOTES

1. INPUT PULSE GENERATOR: 1MHz; 50% ± 5% DUTY CYCLE; t_R, t_F ≤ 1ns. 2. V_{OC(PP)} MEASURED ON TEST EQUIPMENT WITH –3dB BANDWIDTH ≥ 1GHz. 021

Figure 22. Driver Common-Mode Output Voltage (Steady State)

025

0471-

026

0471

10471-027

DRIVER TIMING MEASUREMENTS





Figure 23. Driver Timing Measurement

022

0471


10471-023



NOTES


1. C1, C2, C3, AND C4 ARE 20% AND INCLUDE PROBE/STRAY CAPACITANCE < 2cm FROM DUT. 2. R1 AND R2 ARE 1%, METAL FILM, SURFACE MOUNT, <2cm FROM DUT.

Figure 24. Driver Enable/Disable Time Test Circuit



1. INPUT PULSE GENERATOR: AGILENT 8304A STIMULUS SYSTEM; 50MHz; 50% ± 1% DUTY CYCLE. 2. MEASURED USING TEK TDS6604 WITH TDSJIT3 SOFTWARE.


Figure 25. Driver Period Jitter Characteristics



NOTES


NOTES 1. INPUT PULSE GENERATOR: 1MHz; 50% ± 5% DUTY CYCLE; t_R, t_F ≤ 1ns. 2. MEASURED ON TEST EQUIPMENT WITH –3dB BANDWIDTH ≥ 1GHz.

Figure 26. Driver Propagation, Rise/Fall Times and Voltage Overshoot



NOTES 1. INPUT PULSE GENERATOR: 1MHz; 50% \pm 5% DUTY CYCLE; t_R, t_F \leq 1ns. 2. MEASURED ON TEST EQUIPMENT WITH –3dB BANDWIDTH \geq 1GHz.

Figure 27. Driver Enable/Disable Times





NOTES


1. INPUT PULSE GENERATOR: AGILENT 8304A STIMULUS SYSTEM; 100Mbps; 2¹⁵ – 1PRBS.

2. MEASURED USING TEK TDS6604 WITH TDSJIT3 SOFTWARE.

Figure 28. Driver Peak-to-Peak Jitter Characteristics

10471-024

RECEIVER TIMING MEASUREMENTS







Figure 33. Receiver Enable/Disable Times



 INPUT PULSE GENERATOR: AGILENT 8304A STIMULUS SYSTEM; 100Mbps; 2¹⁵ – 1PRBS.
 MEASURED USING TEK TDS6604 WITH TDSJIT3 SOFTWARE.

Figure 34. Receiver Peak-to-Peak Jitter Characteristics

10471-033

THEORY OF OPERATION

The ADN4690E/ADN4692E/ADN4694E/ADN4695E are

transceivers for transmitting and receiving multipoint, low voltage differential signaling (M-LVDS) at high speed (data rates up to 100 Mbps). Each device has a differential line driver and a differential line receiver, allowing each device to send and receive data.

Multipoint LVDS expands on the established LVDS low voltage differential signaling method by allowing bidirectional communication between more than two nodes. Up to 32 nodes can be connected on an M-LVDS bus.

HALF-DUPLEX/FULL-DUPLEX OPERATION

Half-duplex operation allows a transceiver to transmit or receive, but not both at the same time. However, with fullduplex operation, a transceiver can transmit and receive simultaneously. The ADN4690E/ADN4694E are half-duplex devices in which the driver and the receiver share differential bus terminals. The ADN4692E/ADN4695E are full-duplex devices that have dedicated driver output and receiver input pins. Figure 36 and Figure 37 show typical half- and full-duplex bus topologies, respectively, for M-LVDS.

THREE-STATE BUS CONNECTION

The outputs of the device can be placed in a high impedance state by disabling the driver or receiver. This allows several driver outputs to be connected to a single M-LVDS bus. Note that, on each bus line, only one driver can be enabled at a time, but many receivers can be enabled at the same time.

The driver can be enabled or disabled using the driver enable pin (DE). DE enables the driver outputs when taken high; when taken low, DE puts the driver outputs into a high impedance state. Similarly, an active low receiver enable pin $(\overline{\text{RE}})$ controls the receiver. Taking this pin low enables the receiver, whereas taking it high puts the receiver outputs into a high impedance state.

Truth tables for driver and receiver output states under various conditions are shown in Table 10, Table 11, Table 12, and Table 13.

TRUTH TABLES

Table 9. Truth Table Abbreviations

Abbreviation	Description
Н	High level
L	Low level
Х	Don't care
I	Indeterminate
Z	High impedance (off)
NC	Disconnected

Driver, Half Duplex (ADN4690E/ADN4694E)

Table 10. Transmitting (see Table 9 for Abbreviations)

	Inputs			Outputs		
Power	DE	DI	Α	В		
Yes	Н	Н	Н	L		
Yes	Н	L	L	н		
Yes	Н	NC	L	н		
Yes	L	х	Z	Z		
Yes	NC	х	Z	Z		
≤1.5 V	Х	х	Z	Z		

Driver, Full Duplex (ADN4692E/ADN4695E)

Table 11. Transmitting (see Table 9 for Abbreviations)

	Inputs		Outputs	
Power	DE	DI	Y	Z
Yes	Н	Н	Н	L
Yes	н	L	L	н
Yes	н	NC	L	Н
Yes	L	Х	Z	Z
Yes	NC	Х	Z	Z
≤1.5 V	Х	Х	Z	Z

Type 1 Receiver (ADN4690E/ADN4692E)

Table 12. Receiving (see Table 9 for Abbreviations)

	Inputs		Output
Power	A – B	RE	RO
Yes	≥50 mV	L	Н
Yes	≤–50 mV	L	L
Yes	–50 mV < A – B < 50 mV	L	1
Yes	NC	L	1
Yes	Х	н	Z
Yes	Х	NC	Z
No	Х	Х	Z

Type 2 Receiver (ADN4694E/ADN4695E)

	Inputs	Output	
Power	A – B	RE	RO
Yes	≥150 mV	L	Н
Yes	≤50 mV	L	L
Yes	50 mV < A – B < 150 mV	L	I
Yes	NC	L	L
Yes	Х	н	Z
Yes	Х	NC	Z
No	Х	х	Z

GLITCH-FREE POWER-UP/POWER-DOWN

To minimize disruption to the bus when adding nodes, the M-LVDS outputs of the device are kept glitch-free when the device is powering up or down. This feature allows insertion of devices onto a live M-LVDS bus because the bus outputs are not switched on before the device is fully powered. In addition, all outputs are placed in a high impedance state when the device is powered off.

FAULT CONDITIONS

The ADN4690E/ADN4692E/ADN4694E/ADN4695E contain short-circuit current protection that protects the part under fault conditions in the case of short circuits on the bus. This protection limits the current in a fault condition to 24 mA at the transmitter outputs for short-circuit faults between -1 V and +3.4 V. Any network fault must be cleared to avoid data transmission errors and to ensure reliable operation of the data network and any devices that are connected to the network.


RECEIVER INPUT THRESHOLDS/FAIL-SAFE

Two receiver types are available, both of which incorporate protection against short circuits.

The Type 1 receivers of the ADN4690E/ADN4692E incorporate 25 mV of hysteresis. This ensures that slow-changing signals or a loss of input does not result in oscillation of the receiver output. Type 1 receiver thresholds are ± 50 mV; therefore, the state of the receiver output is indeterminate if the differential between A and B is about 0 V. This state occurs if the bus is idle (approximately 0 V on both A and B), with no drivers enabled on the attached nodes.

Type 2 receivers (ADN4694E/ADN4695E) have an open circuit and bus-idle fail-safe. The input threshold is offset by 100 mV so that a logic low is present on the receiver output when the bus is idle or when the receiver inputs are open.

The different receiver thresholds for the two receiver types are illustrated in Figure 35. See Table 12 and Table 13 for receiver output states under various conditions.



Downloaded from Arrow.com.


APPLICATIONS INFORMATION

M-LVDS extends the low power, high speed, differential signaling of LVDS (low voltage differential signaling) to multipoint systems where multiple nodes are connected over short distances in a bus topology network.

With M-LVDS, a transmitting node drives a differential signal across a transmission medium such as a twisted pair cable. The transmitted differential signal allows other receiving nodes that are connected along the bus to detect a differential voltage that can then be converted back into a single-ended logic signal by the receiver.


The communication line is typically terminated at both ends by resistors (R_T) , the value of which is chosen to match the characteristic impedance of the medium (typically 100Ω).

For half-duplex multipoint applications such as the one shown in Figure 36, only one driver can be enabled at any time. Fullduplex nodes allow a master slave topology, as shown in Figure 37. In this configuration, a master node can concurrently send and receive data to/from slave nodes. At any time, only one slave node can have its driver enabled to concurrently transmit data back to the master node.



2. R_T IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE USED.


Figure 36. ADN4694E Typical Half-Duplex M-LVDS Network (Type 2 Receivers with Threshold Offset for Bus-Idle Fail-Safe)



1. MAXIMUM NUMBER OF NODES: 32. 2. R_T IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE USED.

Figure 37. ADN4695E Typical Full-Duplex M-LVDS Master-Slave Network (Type 2 Receivers with Threshold Offset for Bus-Idle Fail-Safe)

OUTLINE DIMENSIONS



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

060606-A

Figure 39. 14-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-14) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADN4690EBRZ	-40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8
ADN4690EBRZ-RL7	–40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8
ADN4692EBRZ	-40°C to +85°C	14-Lead Standard Small Outline Package (SOIC_N)	R-14
ADN4692EBRZ-RL7	–40°C to +85°C	14-Lead Standard Small Outline Package (SOIC_N)	R-14
ADN4694EBRZ	-40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8
ADN4694EBRZ-RL7	–40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8
ADN4695EBRZ	-40°C to +85°C	14-Lead Standard Small Outline Package (SOIC_N)	R-14
ADN4695EBRZ-RL7	–40°C to +85°C	14-Lead Standard Small Outline Package (SOIC_N)	R-14
EVAL-ADN469xEHDEBZ		Evaluation Board for Half-Duplex M-LVDS (ADN4690E, ADN4694E)	
EVAL-ADN469xEFDEBZ		Evaluation Board for Full-Duplex M-LVDS (ADN4692E, ADN4695E)	

 1 Z = RoHS Compliant Part.

NOTES

NOTES

NOTES



www.analog.com