## ADM3491-1\* Product Page Quick Links

Last Content Update: 11/01/2016

### Comparable Parts

View a parametric search of comparable parts

### Documentation 🖵

### **Application Notes**

• AN-960: RS-485/RS-422 Circuit Implementation Guide

#### **Data Sheet**

• ADM3491-1: 3.3 V, Full-Duplex, 840 μA, 20 Mbps, EIA RS-485 Transceiver Data Sheet

### Software and Systems Requirements

• RS-232 Transceivers Cross Reference Guide

### Reference Materials

### **Solutions Bulletins & Brochures**

- Emerging Energy Applications Solutions Bulletin, Volume 10, Issue 4
- Test & Instrumentation Solutions Bulletin, Volume 10, Issue 3

### Design Resources 🖵

- ADM3491-1 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- · Symbols and Footprints

### Discussions 🖵

View all ADM3491-1 EngineerZone Discussions

### Sample and Buy

Visit the product page to see pricing options

### Technical Support

Submit a technical question or find your regional support number

<sup>\*</sup> This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

## **TABLE OF CONTENTS**

Features 1
Applications
General Description
Functional Block Diagram1
Revision History
Specifications
Timing Specifications
Absolute Maximum Ratings
ESD Caution
Pin Configurations and Function Descriptions

Typical Performance Characteristics
Fest Circuits9
witching Characteristics 10
Theory of Operation11
Differential Data Transmission11
Cable and Data Rate11
Receiver Open-Circuit Fail-Safe Feature 11
Dutline Dimensions 12
Ordering Guide

#### **REVISION HISTORY**

6/14—Rev. B to Rev. C
Changes to Ordering Guide

#### 10/06—Rev. A to Rev. B

Changes to Part Number	Universal
Updated Format	Universal
Changes to Features	1
Changes to General Description	1
Changes to Table 2	
Changes to Table 3	
Changes to Figure 24 and Figure 25	
Changes to Table 8	
Updated Outline Dimensions	12
Changes to Ordering Guide	13

#### 11/04—Rev. 0 to Rev. A

Format Updated	Universal
Changes to Specifications Section	3
Changes to Ordering Guide	

1/98—Revision 0: Initial Version

## **SPECIFICATIONS**

 $V_{\text{CC}}$  = 3.3 V  $\pm$  0.3 V. All specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$  unless otherwise noted.

#### Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER					
Differential Output Voltage, Vod	2.0			V	$R_L = 100 \Omega$ , $V_{CC} > 3.1 V$ , see Figure 14
	1.5			V	$R_L = 54 \Omega$ , see Figure 14
	1.5			V	$R_L = 60 \Omega$ , $-7 V < V_{TST} < +12 V$ , see Figure 15
$\Delta  V_{OD} $ for Complementary Output States			0.2	V	$R = 54 \Omega$ or 100 $\Omega$ , see Figure 14
Common-Mode Output Voltage, Voc			3	V	R = 54 Ω or 100 Ω, see Figure 14
Δ V <sub>oc</sub>   for Complementary Output States			0.2	V	R = 54 Ω or 100 Ω, see Figure 14
CMOS Input Logic Threshold Low, VINL			0.8	V	
CMOS Input Logic Threshold High, V <sub>INH</sub>	2.0			V	
Logic Input Current (DE, DI, RE)			±1.0	μΑ	
Output Leakage (Y, Z) Current			±3	μA	$V_0 = -7 V \text{ or } +12 V$ , $V_{CC} = 0 V \text{ or } 3.6 V$
Output Short-Circuit Current			±250	mA	$V_0 = -7 V \text{ or } +12 V$
RECEIVER					
Differential Input Threshold Voltage, V™	-0.2		+0.2	V	$-7 V < V_{CM} < +12 V$
Input Voltage Hysteresis, ∆V™		50		mV	$V_{CM} = 0 V$
Input Resistance	12	19		kΩ	$-7 V < V_{CM} < +12 V$
Input Current (A, B)			1	mA	$V_{IN} = 12 V$
			-0.8	mA	$V_{IN} = -7 V$
Logic Enable Input Current (RE)			±1	μΑ	
Output Voltage Low, Vol			0.4	V	$I_{OUT} = +2.5 \text{ mA}$
Output Voltage High, V <sub>он</sub>	$V_{CC} - 0.4 V$			V	$I_{OUT} = -1.5 \text{ mA}$
Short-Circuit Output Current			±60	mA	$V_{OUT} = GND \text{ or } V_{CC}$
Three-State Output Leakage Current			±1.0	μΑ	$V_{CC} = 3.6 V, 0 V < V_{OUT} < V_{CC}$
POWER SUPPLY CURRENT					
lcc					Outputs unloaded
		0.84	1.5	mA	$DE = V_{CC}, \overline{RE} = 0 V$
		0.84	1.5	mA	$DE = 0 V, \overline{RE} = 0 V$
Supply Current in Shutdown		0.002	1	μA	$DE = 0 V, \overline{RE} = V_{CC}$

### TIMING SPECIFICATIONS

 $V_{\rm CC}$  = 3.3 V,  $T_{\rm A}$  = 25°C, unless otherwise noted.

#### Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/ Comments
DRIVER					
Differential Output Delay, T <sub>DD</sub>	1		35	ns	$R_L = 60 \Omega$ , $C_{L1} = C_{L2} = 15 pF$ , see Figure 18
Differential Output Transition Time	1	8	15	ns	$R_L = 60 \Omega$ , $C_{L1} = C_{L2} = 15 \text{ pF}$ , see Figure 18
Propagation Delay Input to Output, TPLH, TPHL	7	22	35	ns	$R_L = 27 \Omega$ , $C_{L1} = C_{L2} = 15 \text{ pF}$ , see Figure 19
Driver Output to Output, Tskew			8	ns	$R_L = 54 \Omega$ , $C_{L1} = C_{L2} = 15 \text{ pF}$ , see Figure 19
ENABLE/DISABLE					
Driver Enable to Output Valid		45	90	ns	$R_L = 110 \Omega$ , $C_L = 50 pF$ , see Figure 16
Driver Disable Timing		40	80	ns	$R_L = 110 \Omega$ , $C_L = 50 pF$ , see Figure 16
Driver Enable from Shutdown		65	110	ns	$R_L = 110 \Omega$ , $C_L = 15 pF$ , see Figure 16
RECEIVER					
Time to Shutdown	80	190	300	ns	
Propagation Delay Input to Output, $T_{PLH}$ , $T_{PHL}$	25	65	90	ns	$C_L = 15 \text{ pF}$ , see Figure 21
Skew, TPLH – TPHL			10	ns	$C_L = 15 \text{ pF}$ , see Figure 21
Receiver Enable, TEN		25	50	ns	$C_L = 15 \text{ pF}$ , see Figure 17
Receiver Disable, T <sub>DEN</sub>		25	45	ns	$C_L = 15 \text{ pF}$ , see Figure 17
Receiver Enable from Shutdown			500	ns	C <sub>L</sub> = 15 pF, see Figure 17

 $V_{\rm CC}$  = 3.3 V  $\pm$  0.3 V,  $T_{\rm A}$  =  $T_{\rm MIN}$  to  $T_{\rm MAX}$  , unless otherwise noted.

#### Table 3.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER					
Differential Output Delay, TDD	1		70	ns	$R_L = 60 \Omega$ , $C_{L1} = C_{L2} = 15 pF$ , see Figure 18
Differential Output Transition Time	2	8	15	ns	$R_L = 60 \Omega$ , $C_{L1} = C_{L2} = 15 pF$ , see Figure 18
Propagation Delay Input to Output, $T_{PLH}$ , $T_{PHL}$	7	22	70	ns	$R_L = 27 \Omega$ , $C_{L1} = C_{L2} = 15 pF$ , see Figure 19
Driver Output to Output, Tskew			10	ns	$R_L = 54 \Omega$ , $C_{L1} = C_{L2} = 15 pF$ , see Figure 19
ENABLE/DISABLE					
Driver Enable to Output Valid		45	110	ns	$R_L = 110 \Omega$ , $C_L = 50 pF$ , see Figure 16
Driver Disable Timing		40	110	ns	$R_L = 110 \Omega$ , $C_L = 50 pF$ , see Figure 16
Driver Enable from Shutdown		65	110	ns	$R_L = 110 \Omega$ , $C_L = 15 pF$ , see Figure 16
RECEIVER					
Time to Shutdown	50	190	500	ns	
Propagation Delay Input to Output, TPLH, TPHL	25	65	115	ns	$C_L = 15 \text{ pF}$ , see Figure 21
Skew, TPLH – TPHL			20	ns	$C_L = 15 \text{ pF}$ , see Figure 21
Receiver Enable, TEN		25	50	ns	$C_L = 15 \text{ pF}$ , see Figure 17
Receiver Disable, T <sub>DEN</sub>		25	50	ns	$C_L = 15 \text{ pF}$ , see Figure 17
Receiver Enable from Shutdown			600	ns	$C_L = 15 \text{ pF}$ , see Figure 17

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}$ C, unless otherwise noted.

#### Table 4.

Parameter	Rating
Vcc	7 V
Inputs	
Driver Input (DI)	-0.3 V to V <sub>CC</sub> + 0.3 V
Control Inputs (DE, RE)	$-0.3$ V to V_{CC} + 0.3 V
Receiver Inputs (A, B)	–7.5 V to +12.5 V
Outputs	
Driver Outputs	–7.5 V to +12.5 V
Receiver Output	-0.5 V to V <sub>CC</sub> + 0.5 V
14-Lead PDIP, Power Dissipation	800 mW
$ heta_{JA}$ , Thermal Impedance	140°C/W
14-Lead SOIC, Power Dissipation	650 mW
$ heta_{JA}$ , Thermal Impedance	115°C/W
16-Lead TSSOP, Power Dissipation	500 mW
θ <sub>JA</sub> , Thermal Impedance	158°C/W
Operating Temperature Range	
Industrial (A Version)	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
ESD Rating	>2 kV
EFT Rating (IEC1000-4-4)	>1 kV


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS







Figure 3. 16-Lead TSSOP Pin Configuration


-


#### Table 5. Pin Function Descriptions

Pin	Number		
PDIP/SOIC	TSSOP	Mnemonic	Description
1, 8	2, 7, 9, 10, 13, 16	NC	No Connect.
2	3	RO	Receiver Output. High when $A > B$ by 200 mV; low when $A < B$ by 200 mV.
3	4	RE	Receiver Output Enable. When $\overline{\text{RE}}$ is low, the receiver output RO is enabled. When $\overline{\text{RE}}$ is high, the output is high impedance. If $\overline{\text{RE}}$ is high and DE is low, the ADM3491-1 enters a shutdown state.
4	5	DE	Driver Output Enable. A high level enables the driver differential outputs, Y and Z. A low level places the part in a high impedance state.
5	6	DI	Driver Input. When the driver is enabled, a logic low on DI forces Y low and Z high; a logic high on DI forces Y high and Z low.
6, 7	8	GND	Ground Connection, 0 V.
9	11	Y	Noninverting Driver Output Y.
10	12	Z	Inverting Driver Output Z.
11	14	В	Inverting Receiver Input B.
12	15	А	Noninverting Receiver Input A.
13, 14	1	Vcc	Power Supply, 3.3 V $\pm$ 0.3 V.

## **TYPICAL PERFORMANCE CHARACTERISTICS**







### **TEST CIRCUITS**




Figure 14. Driver Voltage Measurement Test Circuit




Figure 15. Driver Voltage Measurement Test Circuit 2




Figure 16. Driver Enable/Disable Test Circuit




Figure 17. Receiver Enable/Disable Test Circuit




Figure 18. Driver Differential Output Delay Test Circuit




Figure 19. Driver Propagation Delay Test Circuit




Figure 20. Driver/Receiver Propagation Delay Test Circuit




Figure 21. Receiver Propagation Delay Test Circuit

## SWITCHING CHARACTERISTICS




Figure 22. Driver Propagation Delay, Rise/Fall Timing




Figure 24. Driver Enable/Disable Timing




Figure 23. Receiver Propagation Delay




Figure 25. Receiver Enable/Disable Timing

### THEORY OF OPERATION DIFFERENTIAL DATA TRANSMISSION

Differential data transmission is used to reliably transmit data at high rates over long distances and through noisy environments. Differential transmission nullifies the effects of ground shifts and noise signals that appear as common-mode voltages on the line.

The two main standards approved by the EIA specify the electrical characteristics of transceivers used in differential data transmission:

- RS-422 standard specifies data rates up to 10 MBaud and line lengths up to 4000 ft. A single driver can drive a transmission line with up to 10 receivers.
- RS-485 standard was defined to cater to true multipoint communications. This standard meets or exceeds all the requirements of RS-422, but also allows multiple drivers and receivers to be connected to a single bus. An extended common-mode range of -7 V to +12 V is defined.

The most significant differentiator of the RS-485 standard is that the drivers can be disabled, thereby allowing more than one to be connected to a single line. Only one driver should be enabled at a time, but the RS-485 standard contains additional specifications to guarantee device safety in the event of line contention.

#### Table 6. Comparison of RS-422 and RS-485 Interface Standards

Specification	RS-422	RS-485
Transmission Type	Differential	Differential
Maximum Cable Length	4000 ft.	4000 ft.
Minimum Driver Output Voltage	±2 V	±1.5 V
Driver Load Impedance	100 Ω	54 Ω
Receiver Input Resistance	4 kΩ min	12 kΩ min
Receiver Input Sensitivity	±200 mV	±200 mV
Receiver Input Voltage Range	-7 V to +7 V	-7 V to $+12$ V

### **CABLE AND DATA RATE**

The transmission line of choice for RS-485 communications is a twisted pair. Twisted pair cable tends to cancel common-mode noise and also causes cancellation of the magnetic fields generated by the current flowing through each wire, thereby reducing the effective inductance of the pair.

The ADM3491-1 is designed for bidirectional data communications on multipoint transmission lines. A typical application showing a multipoint transmission network is illustrated in Figure 26. Only one driver can transmit at a particular time, but multiple receivers can be enabled simultaneously. As with any transmission line, it is important that reflections be minimized. This can be achieved by terminating the extreme ends of the line using resistors equal to the characteristic impedance of the line. Stub lengths of the main line should also be kept as short as possible. A properly terminated transmission line appears purely resistive to the driver.

### **RECEIVER OPEN-CIRCUIT FAIL-SAFE FEATURE**

The receiver input includes a fail-safe feature that guarantees a logic high on the receiver when the inputs are open circuit or floating.




Figure 26. ADM3491-1 Full-Duplex Data Link


#### Table 7. Transmitting Truth Table

	Input	0	Outputs		
RE	DE DI		Z	Y	
Х	1	1	0	1	
Х	1	0	1	0	
0	0	Х	Hi-Z	Hi-Z	
1	0	Х	Hi-Z	Hi-Z	

#### Table 8. Receiving Truth Table

Inputs			Outputs	
RE	DE	A–B	RO	
0	Х	≥ +0.2 V	0	
0	Х	$\leq -0.2 \text{ V}$	0	
0	Х	Inputs O/C	1	
1	Х	Х	Hi-Z	

### **OUTLINE DIMENSIONS**



Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Ordering Quantity
ADM3491ANZ-1	-40°C to +85°C	14-Lead Plastic DIP	N-14	
ADM3491AR-1	-40°C to +85°C	14-Lead Narrow Body Small Outline [SOIC]	R-14	
ADM3491ARZ-1	-40°C to +85°C	14-Lead Narrow Body Small Outline [SOIC]	R-14	
ADM3491ARZ-1REEL	-40°C to +85°C	14-Lead Narrow Body Small Outline [SOIC]	R-14	2,500
ADM3491ARZ-1REEL7	-40°C to +85°C	14-Lead Narrow Body Small Outline [SOIC]	R-14	1,000
ADM3491ARU-1	-40°C to +85°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16	
ADM3491ARU-1REEL	-40°C to +85°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16	2,500
ADM3491ARUZ-1	-40°C to +85°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16	
ADM3491ARUZ-1REEL	-40°C to +85°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16	2,500
ADM3491ARUZ-1REEL7	-40°C to +85°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16	1,000

<sup>1</sup> Z = RoHS Compliant Part.

## NOTES

## NOTES

### NOTES

©1998–2014 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05234-0-6/14(C)



www.analog.com