T	Δ	R	ı	F	ſ) F	: (•	N	N	IT	F	N	Ī	S
	п	v	L	_	u	"	•	•	u	и		L	и		J

A	
Applications	1
General Description	1
Pin Connection Diagrams	1
Revision History	2
Specifications	3
Electrical Characteristics—18 V Operation	
Electrical Characteristics—10 V Operation	
Electrical Characteristics—2.7 V Operation	
Absolute Maximum Ratings	
Thermal Resistance	
ESD Caution	
Pin Configurations and Function Descriptions	
Fin Configurations and Function Descriptions	/
REVISION HISTORY	
6/2017—Rev. B to Rev. A	
Change to 4 mA to 20 mA Process Control Current Loop	n
Transmitter—AD8657 Section and Figure 78	
Updated Outline Dimensions	
Changes to Ordering Guide	
	nivarcal
Added AD8659U	
Added AD8659U Changes to Features Section	1
Added AD8659U Changes to Features SectionU Changes to Pin Connection Diagrams Section	1 1
Added AD8659U Changes to Features SectionC Changes to Pin Connection Diagrams Section Added Figure 3, Renumbered Figures Sequentially	1 1 1
Added AD8659U Changes to Features Section Changes to Pin Connection Diagrams Section Added Figure 3, Renumbered Figures Sequentially Changes to Table 1	1 1 1
Added AD8659U Changes to Features Section Changes to Pin Connection Diagrams Section Added Figure 3, Renumbered Figures Sequentially Changes to Table 1 Reordered Table 2 and Table 4	1 1 1 1 3
Added AD8659	
8/2012—Rev. A to Rev. B Added AD8659	

Typical Performance Characteristics	9
Applications Information	19
Input Stage	19
Output Stage	20
Rail to Rail	20
Resistive Load	20
Comparator Operation—AD8657	21
EMI Rejection Ratio	22
4 mA to 20 mA Process Control Current Loop Transi AD8657	
Outline Dimensions	23
Ordering Guide	24

3/2011—Rev. 0 to Rev. A Added LFCSP Package Information Throughout

Added Figure 2, Renumbered Subsequent Figures 1
Changes to Table 2, Introductory Text; Input Characteristics,
Offset Voltage and Common-Mode Rejection Ratio Test
Conditions/Comments; and Dynamic Performance, Phase
Margin Values
Changes to Table 3, Introductory Text; Input Characteristics,
Offset Voltage and Common-Mode Rejection Ratio Test
Conditions/Comments4
Conditions/Comments4
Changes to Table 4, Introductory Text; Input Characteristics,
Changes to Table 4, Introductory Text; Input Characteristics,
Changes to Table 4, Introductory Text; Input Characteristics, Offset Voltage and Common-Mode Rejection Ratio Test
Changes to Table 4, Introductory Text; Input Characteristics, Offset Voltage and Common-Mode Rejection Ratio Test Conditions/Comments

1/2011—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—18 V OPERATION

 V_{SY} = 18 V, V_{CM} = $V_{\text{SY}}/2$ V, T_{A} = 25°C, unless otherwise specified.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos	$V_{CM} = 0 V \text{ to } 18 V$			350	μV
		$V_{CM} = 0.3 \text{ V to } 17.7 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$			1.8	mV
		$V_{CM} = 0.3 \text{ V to } 17.7 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			2	mV
		$V_{CM} = 0 \text{ V to } 18 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			16	mV
Input Bias Current	I _B			5	20	pА
		-40°C ≤ T _A ≤ +125°C			2.9	nA
Input Offset Current	los				40	pА
		-40°C ≤ T _A ≤ +125°C			5.8	nA
Input Voltage Range			0		18	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 V \text{ to } 18 V$	94	110		dB
		$V_{CM} = 0.3 \text{ V to } 17.7 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	82			dB
		$V_{CM} = 0.3 \text{ V to } 17.7 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	80			dB
		$V_{CM} = 0 \text{ V to } 18 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	64			dB
Large Signal Voltage Gain	Avo	$R_L = 100 \text{ k}\Omega$, $V_O = 0.5 \text{ V to } 17.5 \text{ V}$	115	120		dB
		-40°C ≤ T _A ≤ +125°C	105			dB
Offset Voltage Drift	ΔV _{os} /ΔT			2		μV/°C
Input Resistance	R _{IN}			10		GΩ
Input Capacitance, Differential Mode	CINDM			11		рF
Input Capacitance, Common Mode	C _{INCM}			3.5		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	$R_L = 100 \text{ k}\Omega \text{ to V}_{CM}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	17.97			V
Output Voltage Low	VoL	$R_L = 100 \text{ k}\Omega \text{ to V}_{CM}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$			30	mV
Short-Circuit Current	Isc			±12		mA
Closed-Loop Output Impedance	Zouт	$f = 1 \text{ kHz, } A_V = 1$		15		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = 2.7 \text{ V to } 18 \text{ V}$	100	115		dB
		-40°C ≤ T _A ≤ +125°C	90			dB
Supply Current per Amplifier	I _{SY}	$I_0 = 0 \text{ mA}$		18	22	μΑ
		-40°C ≤ T _A ≤ +125°C			34	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 1 \text{ M}\Omega$, $C_L = 10 \text{ pF}$, $A_V = 1$		80		V/ms
Settling Time to 0.1%	ts	$V_{IN} = 1 \text{ V step, } R_L = 100 \text{ k}\Omega, C_L = 10 \text{ pF}$		15		μs
Unity-Gain Crossover	UGC	$V_{IN} = 10 \text{ mV p-p, } R_L = 1 \text{ M}\Omega, C_L = 10 \text{ pF, } A_V = 1$		230		kHz
Phase Margin	Фм	$V_{IN} = 10 \text{ mV p-p, } R_L = 1 \text{ M}\Omega, C_L = 10 \text{ pF, } A_V = 1$		60		Degrees
Gain Bandwidth Product	GBP	$V_{IN} = 10 \text{ mV p-p}, R_L = 1 \text{ M}\Omega, C_L = 10 \text{ pF}, A_V = 100$		230		kHz
-3 dB Closed-Loop Bandwidth	f _{−3 dB}	$V_{IN} = 10 \text{ mV p-p, } R_L = 1 \text{ M}\Omega, C_L = 10 \text{ pF, } A_V = 1$		305		kHz
Channel Separation	CS	$f = 10 \text{ kHz}, R_L = 1 \text{ M}\Omega$		95		dB
EMI Rejection Ratio of +IN x	EMIRR	V _{IN} = 100 mV _{PEAK} ; f = 400 MHz, 900 MHz, 1800 MHz, 2400 MHz		90		dB
NOISE PERFORMANCE						
Voltage Noise	e _n p-p	f = 0.1 Hz to 10 Hz		5		μV p-p
Voltage Noise Density	e _n	f = 1 kHz		50		nV/√Hz
,	1	f = 10 kHz		45		nV/√Hz
Current Noise Density	in	f = 1 kHz		0.1		pA/√Hz

ELECTRICAL CHARACTERISTICS—10 V OPERATION

 $V_{SY} = 10$ V, $V_{CM} = V_{SY}/2$ V, $T_A = 25$ °C, unless otherwise specified.

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos	$V_{CM} = 0 V \text{ to } 10 V$			350	μV
		$V_{CM} = 0.3 \text{ V to } 9.7 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$			1.6	mV
		$V_{CM} = 0.3 \text{ V to } 9.7 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			2	mV
		$V_{CM} = 0 \text{ V to } 10 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			16	mV
Input Bias Current	I _B			2	15	pА
		-40°C ≤ T _A ≤ +125°C			2.6	nA
Input Offset Current	los				30	pА
		-40°C ≤ T _A ≤ +125°C			5.2	nA
Input Voltage Range			0		10	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 \text{ V to } 10 \text{ V}$	88	105		dB
		$V_{CM} = 0.3 \text{ V to } 9.7 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	76			dB
		$V_{CM} = 0.3 \text{ V to } 9.7 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	75			dB
		$V_{CM} = 0 \text{ V to } 10 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	59			dB
Large Signal Voltage Gain	Avo	$R_L = 100 \text{ k}\Omega, V_O = 0.5 \text{ V to } 9.5 \text{ V}$	108	120		dB
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	100			dB
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$			2		μV/°C
Input Resistance	R _{IN}			10		GΩ
Input Capacitance, Differential Mode	C _{INDM}			11		pF
Input Capacitance, Common Mode	CINCM			3.5		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	$R_L = 100 \text{ k}\Omega \text{ to V}_{CM}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	9.98			٧
Output Voltage Low	V _{OL}	$R_L = 100 \text{ k}\Omega \text{ to V}_{CM}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$			20	mV
Short-Circuit Current	I _{sc}			±11		mA
Closed-Loop Output Impedance	Z _{оит}	$f = 1 \text{ kHz}, A_V = 1$		15		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = 2.7 \text{ V to } 18 \text{ V}$	100	115		dB
		$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	90			dB
Supply Current per Amplifier	I _{SY}	$I_0 = 0 \text{ mA}$		18	22	μΑ
		$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			34	μΑ
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 1 \text{ M}\Omega$, $C_L = 10 \text{ pF}$, $A_V = 1$		75		V/ms
Settling Time to 0.1%	ts	$V_{IN} = 1 \text{ V step, } R_L = 100 \text{ k}\Omega, C_L = 10 \text{ pF}$		15		μs
Unity-Gain Crossover	UGC	$V_{IN} = 10 \text{ mV p-p, } R_L = 1 \text{ M}\Omega, C_L = 10 \text{ pF, } A_V = 1$		225		kHz
Phase Margin	Фм	$V_{IN} = 10 \text{ mV p-p, } R_L = 1 \text{ M}\Omega, C_L = 10 \text{ pF, } A_V = 1$		60		Degrees
Gain Bandwidth Product	GBP	$V_{IN} = 10 \text{ mV p-p}, R_L = 1 \text{ M}\Omega, C_L = 10 \text{ pF}, A_V = 100$		230		kHz
–3 dB Closed-Loop Bandwidth	f _{−3 dB}	$V_{IN} = 10 \text{ mV p-p, } R_L = 1 \text{ M}\Omega, C_L = 10 \text{ pF, } A_V = 1$		300		kHz
Channel Separation	CS	$f = 10 \text{ kHz}, R_L = 1 \text{ M}\Omega$		95		dB
EMI Rejection Ratio of +IN x	EMIRR	V _{IN} = 100 mV _{PEAK} ; f = 400 MHz, 900 MHz, 1800 MHz, 2400 MHz		90		dB
NOISE PERFORMANCE						
Voltage Noise	e _n p-p	f = 0.1 Hz to 10 Hz		5		μV p-p
Voltage Noise Density	e _n	f = 1 kHz		50		nV/√Hz
		f = 10 kHz		45		nV/√Hz
Current Noise Density	i n	f = 1 kHz		0.1		pA/√Hz

ELECTRICAL CHARACTERISTICS—2.7 V OPERATION

 V_{SY} = 2.7 V, V_{CM} = $V_{\text{SY}}/2$ V, T_{A} = 25°C, unless otherwise specified.

Table 4.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$V_{CM} = 0 \text{ V to } 2.7 \text{ V}$			350	μV
		$V_{CM} = 0.3 \text{ V to } 2.4 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$			1.2	mV
		$V_{CM} = 0.3 \text{ V to } 2.4 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			2.5	mV
		$V_{CM} = 0 \text{ V to } 2.7 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			16	mV
Input Bias Current	I _B			1	10	рА
		-40°C ≤ T _A ≤ +125°C			2.6	nA
Input Offset Current	los				20	рА
		-40°C ≤ T _A ≤ +125°C			5.2	nA
Input Voltage Range			0		2.7	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 \text{ V to } 2.7 \text{ V}$	77	95		dB
·		$V_{CM} = 0.3 \text{ V to } 2.4 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	69			dB
		$V_{CM} = 0.3 \text{ V to } 2.4 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	62			dB
		$V_{CM} = 0 \text{ V to } 2.7 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	47			dB
Large Signal Voltage Gain	Avo	$R_L = 100 \text{ k}\Omega$, $V_O = 0.5 \text{ V to } 2.2 \text{ V}$	95	105		dB
3 3 3		-40°C ≤ T _A ≤ +125°C	90			dB
Offset Voltage Drift	ΔV _{OS} /ΔΤ			2		μV/°C
Input Resistance	R _{IN}			10		GΩ
Input Capacitance, Differential Mode	C _{INDM}			11		pF
Input Capacitance, Common Mode	CINCM			3.5		pF
OUTPUT CHARACTERISTICS						I.
Output Voltage High	V _{OH}	$R_L = 100 \text{ k}\Omega \text{ to V}_{CM}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	2.69			V
Output Voltage Low	V _{OL}	$R_L = 100 \text{ k}\Omega \text{ to V}_{CM}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$			10	mV
Short-Circuit Current	Isc	The root has to vary to de six a state of		±4		mA
Closed-Loop Output Impedance	Zout	$f = 1 \text{ kHz, } A_V = 1$		20		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V _{SY} = 2.7 V to 18 V	100	115		dB
rower supply rejection natio	1 31111	$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	90	113		dB
Supply Current per Amplifier	I _{SY}	lo = 0 mA		18	22	μΑ
Supply Current per / impliner	131	$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$		10	34	μΑ
DYNAMIC PERFORMANCE		10 C 1 1 1 1 1 2 5 C				μ, ,
Slew Rate	SR	$R_L = 1 \text{ M}\Omega$, $C_L = 10 \text{ pF}$, $A_V = 1$		50		V/ms
Settling Time to 0.1%	t _s	$V_{IN} = 1 \text{ V step}, R_L = 100 \text{ k}\Omega, C_L = 10 \text{ pF}$		20		μs
Unity-Gain Crossover	UGC	$V_{IN} = 10 \text{ mV p-p, } R_L = 100 \text{ kg}, C_L = 10 \text{ pF, } A_V = 1$		190		kHz
Phase Margin	Фм	$V_{IN} = 10 \text{ mV p-p, } R_L = 1 \text{ M}\Omega, C_L = 10 \text{ pF, } A_V = 1$		55		Degrees
Gain Bandwidth Product	GBP	$V_{IN} = 10 \text{ mV p-p}, R_L = 1 \text{ M}\Omega, C_L = 10 \text{ pF}, A_V = 100$ $V_{IN} = 10 \text{ mV p-p}, R_L = 1 \text{ M}\Omega, C_L = 10 \text{ pF}, A_V = 100$		200		kHz
–3 dB Closed-Loop Bandwidth	f _{-3 dB}	$V_{IN} = 10 \text{ mV p-p, } R_L = 1 \text{ M}\Omega, C_L = 10 \text{ pF, } A_V = 100000000000000000000000000000000000$		245		kHz
Channel Separation	CS	$f = 10 \text{ kHz}, R_L = 1 \text{ M}\Omega$		95		dB
EMI Rejection Ratio of +IN x	EMIRR	$V_{IN} = 100 \text{ mV}_{PEAK}$; f = 400 MHz, 900 MHz,		90		dB
En rejection hado of The x	LIVIII	1800 MHz, 2400 MHz		70		"
NOISE PERFORMANCE						
Voltage Noise	e _n p-p	f = 0.1 Hz to 10 Hz		6		μV p-p
Voltage Noise Density	en	f = 1 kHz		60		nV/√Hz
		f = 10 kHz		56		nV/√Hz
Current Noise Density	İn	f = 1 kHz		0.1		pA/√Hz

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
Supply Voltage	20.5 V
Input Voltage	(V−) − 300 mV to (V+) + 300 mV
Input Current ¹	±10 mA
Differential Input Voltage	± V _{SY}
Output Short-Circuit Duration to GND	Indefinite
Temperature Ranges	
Storage	−65°C to +150°C
Operating	−40°C to +125°C
Junction	−65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

¹ The input pins have clamp diodes to the power supply pins. Limit the input current to 10 mA or less whenever input signals exceed the power supply rail by 0.3 V.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages using a standard 4-layer JEDEC board. The exposed pad (LFCSP packages only) is soldered to the board.

Table 6. Thermal Resistance

Package Type	θја	Ө лс	Unit
8-Lead MSOP (RM-8)	142	45	°C/W
8-Lead LFCSP (CP-8-11)	75	12	°C/W
14-Lead SOIC (R-14)	115	36	°C/W
16-Lead LFCSP (CP-16-20)	52	13	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS






Figure 4. AD8657 Pin Configuration, 8-Lead MSOP


Figure 5. AD8657 Pin Configuration, 8-Lead LFCSP

Table 7. Pin Function Descriptions, AD8657

Pin No. ¹			
8-Lead MSOP	8-Lead LFCSP	Mnemonic	Description
1	1	OUT A	Output Channel A.
2	2	−IN A	Negative Input Channel A.
3	3	+IN A	Positive Input Channel A.
4	4	V-	Negative Supply Voltage.
5	5	+IN B	Positive Input Channel B.
6	6	−IN B	Negative Input Channel B.
7	7	OUT B	Output Channel B.
8	8	V+	Positive Supply Voltage.
N/A	EP ²	EPAD	Exposed Pad. For the AD8657 (8-lead LFCSP only), connect the exposed pad to V— or leave it unconnected.

¹ N/A means not applicable.

 $^{^{\}rm 2}$ The exposed pad is not shown in the pin configuration diagram.






Figure 6. AD8659 Pin Configuration, 14-Lead SOIC_N

Figure 7. AD8659 Pin Configuration, 16-Lead LFCSP

Table 8. Pin Function Descriptions, AD8659

Pin No. ¹			
14-Lead SOIC	16-Lead LFCSP	Mnemonic	Description
1	15	OUT A	Output Channel A.
2	1	−IN A	Negative Input Channel A.
3	2	+IN A	Positive Input Channel A.
11	10	V-	Negative Supply Voltage.
5	4	+IN B	Positive Input Channel B.
6	5	−IN B	Negative Input Channel B.
7	6	OUT B	Output Channel B.
4	3	V+	Positive Supply Voltage.
8	7	OUT C	Output Channel C.
9	8	−IN C	Negative Input Channel C.
10	9	+IN C	Positive Input Channel C.
12	11	+IN D	Positive Input Channel D.
13	12	–IN D	Negative Input Channel D.
14	14	OUT D	Output Channel D.
N/A	13	NIC	No Internal Connection.
N/A	16	NIC	No Internal Connection.
N/A	EP ²	EPAD ²	Exposed Pad. For the AD8659 (16-lead LFCSP only), connect the exposed pad to V– or leave it unconnected.

¹ N/A means not applicable.

² The exposed pad is not shown in the pin configuration diagram.

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C, unless otherwise noted.




Figure 8. Input Offset Voltage Distribution




Figure 9. Input Offset Voltage Drift Distribution




Figure 10. Input Offset Voltage vs. Common-Mode Voltage




Figure 11. Input Offset Voltage Distribution




Figure 12. Input Offset Voltage Drift Distribution




Figure 13. Input Offset Voltage vs. Common-Mode Voltage




Figure 14. Input Offset Voltage vs. Common-Mode Voltage




Figure 15. Input Offset Voltage vs. Common-Mode Voltage




Figure 16. Input Bias Current vs. Temperature




Figure 17. Input Offset Voltage vs. Common-Mode Voltage




Figure 18. Input Offset Voltage vs. Common-Mode Voltage




Figure 19. Input Bias Current vs. Temperature




Figure 20. Input Bias Current vs. Common-Mode Voltage




Figure 21. Output Voltage (V_{OH}) to Supply Rail vs. Load Current




Figure 22. Output Voltage (Vol.) to Supply Rail vs. Load Current




Figure 23. Input Bias Current vs. Common-Mode Voltage




Figure 24. Output Voltage (VoH) to Supply Rail vs. Load Current




Figure 25. Output Voltage (Vol.) to Supply Rail vs. Load Current




Figure 26. Output Voltage (V_{OH}) vs. Temperature




Figure 27. Output Voltage (Vol.) vs. Temperature




Figure 28. Supply Current vs. Common-Mode Voltage




Figure 29. Output Voltage (Voн) vs. Temperature




Figure 30. Output Voltage (V_{OL}) vs. Temperature




Figure 31. Supply Current vs. Common-Mode Voltage




Figure 32. Supply Current vs. Supply Voltage




Figure 33. Open-Loop Gain and Phase vs. Frequency




Figure 34. Closed-Loop Gain vs. Frequency




Figure 35. Supply Current vs. Temperature




Figure 36. Open-Loop Gain and Phase vs. Frequency




Figure 37. Closed-Loop Gain vs. Frequency




Figure 38. Output Impedance vs. Frequency




Figure 39. CMRR vs. Frequency




Figure 40. PSRR vs. Frequency




Figure 41. Output Impedance vs. Frequency




Figure 42. CMRR vs. Frequency




Figure 43. PSRR vs. Frequency




Figure 44. Small Signal Overshoot vs. Load Capacitance




Figure 45. Large Signal Transient Response




Figure 46. Small Signal Transient Response




Figure 47. Small Signal Overshoot vs. Load Capacitance




Figure 48. Large Signal Transient Response




Figure 49. Small Signal Transient Response




Figure 55. Positive Settling Time to 0.1%

Figure 52. Positive Settling Time to 0.1%




Figure 56. Negative Settling Time to 0.1%





Figure 57. Voltage Noise Density vs. Frequency






Figure 59. Negative Settling Time to 0.1%




Figure 60. Voltage Noise Density vs. Frequency




Figure 61. 0.1 Hz to 10 Hz Noise




Figure 62. Output Swing vs. Frequency




Figure 63. THD + N vs. Frequency




Figure 64. Channel Separation vs. Frequency




Figure 65. Output Swing vs. Frequency




Figure 66. THD + N vs. Frequency




Figure 67. Channel Separation vs. Frequency

APPLICATIONS INFORMATION




Figure 68. Simplified Schematic

The AD8657/AD8659 are low power, rail-to-rail input and output precision CMOS amplifiers that operate over a wide supply voltage range of 2.7 V to 18 V. The AD8657/AD8659 use the Analog Devices DigiTrim technique to achieve a higher degree of precision than is available from other CMOS amplifiers. The DigiTrim technique is a method of trimming the offset voltage of an amplifier after assembly. The advantage of post-package trimming is that it corrects any shifts in offset voltage caused by mechanical stresses of assembly.

The AD8657/AD8659 also employ unique input and output stages to achieve a rail-to-rail input and output range with a very low supply current.

INPUT STAGE

Figure 68 shows the simplified schematic of the AD8657/AD8659. The input stage comprises two differential transistor pairs, an NMOS pair (M1, M2) and a PMOS pair (M3, M4). The input common-mode voltage determines which differential pair turns on and is more active than the other.

The PMOS differential pair is active when the input voltage approaches and reaches the lower supply rail. The NMOS pair is needed for input voltages up to and including the upper supply rail. This topology allows the amplifier to maintain a wide dynamic input voltage range and to maximize signal swing to both supply rails.

For the majority of the input common-mode voltage range, the PMOS differential pair is active. Differential pairs commonly exhibit different offset voltages. The handoff from one pair to the other creates a step-like characteristic that is visible in the $V_{\rm OS}$ vs. $V_{\rm CM}$ graphs (see Figure 10 and Figure 13). This characteristic is inherent in all rail-to-rail amplifiers that use the dual differential pair topology. Therefore, always choose a common-mode voltage that does not include the region of handoff from one input differential pair to the other.

Additional steps in the V_{OS} vs. V_{CM} curves are also visible as the input common-mode voltage approaches the power supply rails.

These changes are a result of the load transistors (M8, M9, M14, and M15) running out of headroom. As the load transistors are forced into the triode region of operation, the mismatch of their drain impedances contributes to the offset voltage of the amplifier. This problem is exacerbated at high temperatures due to the decrease in the threshold voltage of the input transistors (see Figure 14, Figure 15, Figure 17, and Figure 18 for typical performance data).

Current Source I1 drives the PMOS transistor pair. As the input common-mode voltage approaches the upper rail, I1 is steered away from the PMOS differential pair through the M5 transistor. The bias voltage, VB1 (see Figure 68), controls the point where this transfer occurs. M5 diverts the tail current into a current mirror consisting of the M6 and M7 transistors. The output of the current mirror then drives the NMOS pair. Note that the activation of this current mirror causes a slight increase in supply current at high common-mode voltages (see Figure 28 and Figure 31 for more details).

The AD8657/AD8659 achieve their high performance by using low voltage MOS devices for their differential inputs. These low voltage MOS devices offer excellent noise and bandwidth per unit of current. Each differential input pair is protected by proprietary regulation circuitry (not shown in the simplified schematic). The regulation circuitry consists of a combination of active devices that maintain the proper voltages across the input pairs during normal operation and passive clamping devices that protect the amplifier during fast transients. However, these passive clamping devices begin to forward bias as the common-mode voltage approaches either power supply rail, thereby causing an increase in the input bias current (see Figure 20 and Figure 23).

The input devices are also protected from large differential input voltages by clamp diodes (D1 and D2). These diodes are buffered from the inputs with two 10 k Ω resistors (R1 and R2). The differential diodes turn on whenever the differential voltage exceeds approximately 600 mV; in this condition, the differential input resistance drops to 20 k Ω .

OUTPUT STAGE

The AD8657/AD8659 feature a complementary output stage consisting of the M16 and M17 transistors. These transistors are configured in Class AB topology and are biased by the voltage source, VB2. This topology allows the output voltage to go within millivolts of the supply rails, achieving a rail-to-rail output swing. The output voltage is limited by the output impedance of the transistors, which are low $R_{\rm ON}$ MOS devices. The output voltage swing is a function of the load current and can be estimated using the output voltage to the supply rail vs. load current diagrams (see Figure 21, Figure 22, Figure 24, and Figure 25).

RAIL TO RAIL

The AD8657/AD8659 feature rail-to-rail input and output with a supply voltage from 2.7 V to 18 V. Figure 69 shows the input and output waveforms of the AD8657/AD8659 configured as a unity-gain buffer with a supply voltage of ± 9 V and a resistive load of 1 M Ω . With an input voltage of ± 9 V, the AD8657/AD8659 allow the output to swing very close to both rails. Additionally, they do not exhibit phase reversal.




Figure 69. Rail-to-Rail Input and Output

RESISTIVE LOAD

The feedback resistor alters the load resistance that an amplifier sees. It is, therefore, important to be aware of the value of feedback resistors chosen for use with the AD8657/AD8659. The amplifiers are capable of driving resistive loads down to $100\,\mathrm{k}\Omega$. The following two examples, inverting and noninverting configurations, show how the feedback resistor changes the actual load resistance seen at the output of the amplifier.

Inverting Op Amp Configuration

Figure 70 shows the AD8657/AD8659 in an inverting configuration with a resistive load, $R_{\rm L}$, at the output. The actual load seen by the amplifier is the parallel combination of the feedback resistor, R2, and load, $R_{\rm L}$. For example, the combination of a feedback resistor of 1 k Ω and a load of 1 M Ω results in an equivalent load resistance of 999 Ω at the output. Because the AD8657/AD8659 are incapable of driving such a heavy load, performance degrades greatly.

To avoid loading the output, use a larger feedback resistor, but consider the resistor thermal noise effect on the overall circuit.




Figure 70. Inverting Op Amp Configuration

Noninverting Op Amp Configuration

Figure 71 shows the AD8657/AD8659 in a noninverting configuration with a resistive load, R_L , at the output. The actual load seen by the amplifier is the parallel combination of R1 + R2 and R_L .




Figure 71. Noninverting Op Amp Configuration

COMPARATOR OPERATION—AD8657

An op amp is designed to operate in a closed-loop configuration with feedback from its output to its inverting input. Figure 72 shows the AD8657 configured as a voltage follower with an input voltage that is always kept at midpoint of the power supplies. The same configuration is applied to the unused channel. A1 and A2 indicate the placement of ammeters to measure supply current. $I_{SY}+$ refers to the current flowing from the upper supply rail to the op amp, and $I_{SY}-$ refers to the current flowing from the op amp to the lower supply rail. As shown in Figure 73, as expected in normal operating condition, the total current flowing into the op amp is equivalent to the total current flowing out of the op amp, where, $I_{SY}+=I_{SY}-=36~\mu A$ for the dual AD8657 at $V_{SY}=18~V$.




Figure 72. Voltage Follower




Figure 73. Supply Current vs. Supply Voltage (Voltage Follower)

In contrast to op amps, comparators are designed to work in an open-loop configuration and to drive logic circuits. Although op amps are different from comparators, occasionally an unused section of a dual op amp is used as a comparator to save board space and cost; however, this is not recommended.

Figure 74 and Figure 75 show the AD8657 configured as a comparator, with 100 k Ω resistors in series with the input pins. Any unused channels are configured as buffers with the input voltage kept at the midpoint of the power supplies. The AD8657/AD8659 have input devices that are protected from large differential input voltages by Diode D1 and Diode D2 (refer to Figure 68).

These diodes consist of substrate PNP bipolar transistors, and conduct whenever the differential input voltage exceeds approximately 600 mV; however, these diodes also allow a current path from the input to the lower supply rail, thus resulting in an increase in the total supply current of the system. As shown in Figure 76, both configurations yield the same result. At 18 V of power supply, $I_{\rm SY}+$ remains at 36 μA per dual amplifier, but $I_{\rm SY}-$ increases to 140 μA in magnitude per dual amplifier.




Figure 74. Comparator A




Figure 75. Comparator B




Figure 76. Supply Current vs. Supply Voltage (AD8657 as a Comparator)


Note that $100~{\rm k}\Omega$ resistors are used in series with the input of the op amp. If smaller resistor values are used, the supply current of the system increases much more. For more details on op amps as comparators, refer to the AN-849 Application Note *Using Op Amps as Comparators*.

EMI REJECTION RATIO

Circuit performance is often adversely affected by high frequency electromagnetic interference (EMI). In the event where signal strength is low and transmission lines are long, an op amp must accurately amplify the input signals. However, all op amp pins—the noninverting input, inverting input, positive supply, negative supply, and output pins—are susceptible to EMI signals. These high frequency signals are coupled into an op amp by various means such as conduction, near field radiation, or far field radiation. For example, wires and PCB traces can act as antennas and pick up high frequency EMI signals.

Precision op amps, such as the AD8657 and AD8659, do not amplify EMI or RF signals because of their relatively low bandwidth. However, due to the nonlinearities of the input devices, op amps can rectify these out-of-band signals. When these high frequency signals are rectified, they appear as a dc offset at the output.

To describe the ability of the AD8657/AD8659 to perform as intended in the presence of an electromagnetic energy, the electromagnetic interference rejection ratio (EMIRR) of the noninverting pin is specified in Table 2, Table 3, and Table 4 of the Specifications section. A mathematical method of measuring EMIRR is defined as follows:



4 mA TO 20 mA PROCESS CONTROL CURRENT LOOP TRANSMITTER—AD8657

The 2-wire current transmitters are often used in distributed control systems and process control applications to transmit analog signals between sensors and process controllers. Figure 78 shows a 4 mA to 20 mA current loop transmitter.

The transmitter powers directly from the control loop power supply, and the current in the loop carries signal from 4 mA to 20 mA. Thus, 4 mA establishes the baseline current budget within which the circuit must operate. Using the AD8657 is an excellent choice due to its low supply current of 34 μA per amplifier over temperature and supply voltage. The current transmitter controls the current flowing in the loop, where a zero-scale input signal is represented by 4 mA of current and a full-scale input signal is represented by 20 mA. The transmitter also floats from the control loop power supply, $V_{\rm DD}$, while signal ground is in the receiver. The loop current is measured at the load resistor, $R_{\rm L}$, at the receiver side.

At a zero-scale input, a current of $V_{\text{REF}}/R_{\text{NULL}}$ flows through R´. This creates a current flowing through the sense resistor, I_{SENSE} , determined by the following equation (see Figure 78 for details):

$$I_{SENSE, MIN} = (V_{REF} \times R')/(R_{NULL} \times R_{SENSE})$$

With a full-scale input voltage, current flowing through R´is increased by the full-scale change in $V_{\rm IN}/R_{\rm SPAN}$. This creates an increase in the current flowing through the sense resistor.

 $I_{SENSE, DELTA} = (Full-Scale Change in V_{IN} \times R')/(R_{SPAN} \times R_{SENSE})$

Therefore

 $I_{SENSE, MAX} = I_{SENSE, MIN} + I_{SENSE, DELTA}$

When R'>> R_{SENSE} , the current through the load resistor at the receiver side is almost equivalent to I_{SENSE} .

Figure 78 is designed for a full-scale input voltage of 5 V. At 0 V of input, loop current is 3.5 mA; and at a full scale of 5 V, the loop current is 21 mA. This allows software calibration to fine tune the current loop to the 4 mA to 20 mA range.

The AD8657 and ADR3550 both consume only 160 μA quiescent current, making 3.34 mA current available to power additional signal conditioning circuitry or to power a bridge circuit.




Figure 78. 4 mA to 20 mA Current Loop Transmitter

OUTLINE DIMENSIONS




Figure 79. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters





Figure 80. 8-Lead Lead Frame Chip Scale Package [LFCSP] 3 mm × 3 mm Body and 0.75 mm Package Height (CP-8-11) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-AB

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 81. 14-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-14)




Figure 82. 16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-16-17) Dimensions shown in millimeters

COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding
AD8657ARMZ	−40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	A2N
AD8657ARMZ-R7	−40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	A2N
AD8657ARMZ-RL	−40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	A2N
AD8657ACPZ-R7	−40°C to +125°C	8-Lead Lead Frame Chip Scale Package [LFCSP]	CP-8-11	A2N
AD8657ACPZ-RL	−40°C to +125°C	8-Lead Lead Frame Chip Scale Package [LFCSP]	CP-8-11	A2N
AD8659ARZ	−40°C to +125°C	14-Lead Standard Small Outline Package [SOIC_N]	R-14	
AD8659ARZ-R7	-40°C to +125°C	14-Lead Standard Small Outline Package [SOIC_N]	R-14	
AD8659ARZ-RL	−40°C to +125°C	14-Lead Standard Small Outline Package [SOIC_N]	R-14	
AD8659ACPZ-R7	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-17	
AD8659ACPZ-RL	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-17	

¹ Z = RoHS Compliant Part.

©2011–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

D08804-0-6/17(C)



www.analog.com