Contents STM32F038x6

Contents

1	Intro	uction		8		
2	Desc	iption		9		
3	Func	onal overview		1		
	3.1	ARM [®] -Cortex [®] -M0 core		1		
	3.2	Memories		11		
	3.3	Boot modes		11		
	3.4	Cyclic redundancy check calculation unit (CRC)				
	3.5	Power management		2		
		3.5.1 Power supply schemes		2		
		3.5.2 Power-on reset		2		
		3.5.3 Low-power modes		2		
	3.6	Clocks and startup		3		
	3.7	General-purpose inputs/outputs (GPIOs)				
	3.8	Direct memory access controller (DMA)				
	3.9	3.9 Interrupts and events				
		3.9.1 Nested vectored interru	ot controller (NVIC)	5		
		3.9.2 Extended interrupt/even	t controller (EXTI)1	5		
	3.10	Analog-to-digital converter (AD	C) 1	5		
		3.10.1 Temperature sensor		6		
		_	e (V _{REFINT})			
		=	nitoring			
	3.11					
			(TIM1)1			
		· ·	(TIM2, 3, 14, 16, 17)			
		, ,	IWDG)			
		•	og (WWDG)			
	2.40	•				
	3.12	Real-time clock (RTC) and backup registers				
	3.13	· ,				
	3.14	•	ronous receiver/transmitter (USART) 2			
	3.15	Serial peripheral interface (SP) / Inter-integrated sound interface (I ² S) . 2	:1		



	3.16	Serial v	Serial wire debug port (SW-DP)		
4	Pino	uts and	pin description	23	
5	Mem	ory ma	oping	33	
6	Elect	rical ch	aracteristics	36	
	6.1	Parame	eter conditions	36	
		6.1.1	Minimum and maximum values	. 36	
		6.1.2	Typical values	. 36	
		6.1.3	Typical curves	. 36	
		6.1.4	Loading capacitor	. 36	
		6.1.5	Pin input voltage	. 36	
		6.1.6	Power supply scheme	. 37	
		6.1.7	Current consumption measurement	. 38	
	6.2	Absolu	te maximum ratings	39	
	6.3	Operat	ing conditions	41	
		6.3.1	General operating conditions	. 41	
		6.3.2	Operating conditions at power-up / power-down	. 41	
		6.3.3	Embedded reference voltage	. 42	
		6.3.4	Supply current characteristics	. 42	
		6.3.5	Wakeup time from low-power mode	. 52	
		6.3.6	External clock source characteristics	. 52	
		6.3.7	Internal clock source characteristics	. 56	
		6.3.8	PLL characteristics	. 59	
		6.3.9	Memory characteristics	. 59	
		6.3.10	EMC characteristics	. 60	
		6.3.11	Electrical sensitivity characteristics	. 61	
		6.3.12	I/O current injection characteristics	. 62	
		6.3.13	I/O port characteristics	. 63	
		6.3.14	NRST and NPOR pin characteristics	. 68	
		6.3.15	12-bit ADC characteristics	. 69	
		6.3.16	Temperature sensor characteristics	. 73	
		6.3.17	V _{BAT} monitoring characteristics	. 73	
		6.3.18	Timer characteristics	. 73	
		6.3.19	Communication interfaces		



Contents STM32F038x6

7	Package information				
	7.1	LQFP	48 package information		
	7.2	UFQFF	PN32 package information		
	7.3	UFQFF	PN28 package information		
	7.4	WLCS	P25 package information		
	7.5	TSSOF	P20 package information		
	7.6	Therma	al characteristics95		
		7.6.1	Reference document95		
		7.6.2	Selecting the product temperature range		
8	Orde	ering in	formation		
9	Revi	sion his	story99		



STM32F038x6 List of tables

List of tables

Table 1.	Device summary	1
Table 2.	STM32F038x6 family device features and peripheral counts	
Table 3.	Temperature sensor calibration values	
Table 4.	Internal voltage reference calibration values	
Table 5.	Timer feature comparison	
Table 6.	Comparison of I ² C analog and digital filters	
Table 7.	STM32F038x6 I ² C implementation	
Table 8.	STM32F038x6 USART implementation	
Table 9.	STM32F038x6 SPI/I2S implementation	
Table 10.	Legend/abbreviations used in the pinout table	
Table 11.	Pin definitions	
Table 12.	Alternate functions selected through GPIOA AFR registers for port A	
Table 13.	Alternate functions selected through GPIOB_AFR registers for port B	
Table 14.	Peripheral register boundary addresses	
Table 15.	Voltage characteristics	
Table 16.	Current characteristics	40
Table 17.	Thermal characteristics	40
Table 18.	General operating conditions	41
Table 19.	Operating conditions at power-up / power-down	42
Table 20.	Embedded internal reference voltage	
Table 21.	Typical and maximum current consumption from V_{DD} supply at VDD = 1.8 V	44
Table 22.	Typical and maximum current consumption from the V _{DDA} supply	
Table 23.	Typical and maximum consumption in Stop mode	
Table 24.	Typical and maximum current consumption from the V _{BAT} supply	46
Table 25.	Typical current consumption, code executing from Flash memory,	
	running from HSE 8 MHz crystal	
Table 26.	Switching output I/O current consumption	
Table 27.	Peripheral current consumption	
Table 28.	Low-power mode wakeup timings	
Table 29.	High-speed external user clock characteristics	
Table 30.	Low-speed external user clock characteristics	
Table 31.	HSE oscillator characteristics	
Table 32.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 33.	HSI oscillator characteristics	
Table 34.	HSI14 oscillator characteristics	
Table 35.	LSI oscillator characteristics	
Table 36.	PLL characteristics	
Table 37.	Flash memory characteristics	
Table 38.	Flash memory endurance and data retention	
Table 39.	EMS characteristics	
Table 40.	EMI characteristics	
Table 41.	ESD absolute maximum ratings	
Table 42.	Electrical sensitivities	
Table 43.	I/O current injection susceptibility	
Table 44.	I/O static characteristics	
Table 45.	Output voltage characteristics	
Table 46.	I/O AC characteristics	
Table 47.	NRST pin characteristics	08



DocID026079 Rev 5

5/102

List of tables STM32F038x6

Table 48.	NPOR pin characteristics	69
Table 49.	ADC characteristics	69
Table 50.	R _{AIN} max for f _{ADC} = 14 MHz	70
Table 51.	ADC accuracy	71
Table 52.	TS characteristics	73
Table 53.	V _{BAT} monitoring characteristics	73
Table 54.	TIMx characteristics	73
Table 55.	IWDG min/max timeout period at 40 kHz (LSI)	74
Table 56.	WWDG min/max timeout value at 48 MHz (PCLK)	74
Table 57.	I ² C analog filter characteristics	75
Table 58.	SPI characteristics	
Table 59.	I ² S characteristics	77
Table 60.	LQFP48 package mechanical data	81
Table 61.	UFQFPN32 package mechanical data	84
Table 62.	UFQFPN28 package mechanical data	86
Table 63.	WLCSP25 package mechanical data	89
Table 64.	WLCSP25 recommended PCB design rules	90
Table 65.	TSSOP20 package mechanical data	92
Table 66.	Package thermal characteristics	95
Table 67.	Ordering information scheme	98
Table 68.	Document revision history	99



STM32F038x6 List of figures

List of figures

Figure 1.	Block diagram	10
Figure 2.	Clock tree	14
Figure 3.	LQFP48 package pinout	23
Figure 4.	UFQFPN32 package pinout	23
Figure 5.	UFQFPN28 package pinout	24
Figure 6.	WLCSP25 package pinout	24
Figure 7.	TSSOP20 package pinout	25
Figure 8.	STM32F038x6 memory map	33
Figure 9.	Pin loading conditions	36
Figure 10.	Pin input voltage	36
Figure 11.	Power supply scheme	37
Figure 12.	Current consumption measurement scheme	38
Figure 13.	High-speed external clock source AC timing diagram	53
Figure 14.	Low-speed external clock source AC timing diagram	53
Figure 15.	Typical application with an 8 MHz crystal	55
Figure 16.	Typical application with a 32.768 kHz crystal	56
Figure 17.	HSI oscillator accuracy characterization results for soldered parts	
Figure 18.	HSI14 oscillator accuracy characterization results	
Figure 19.	TC and TTa I/O input characteristics	65
Figure 20.	Five volt tolerant (FT and FTf) I/O input characteristics	65
Figure 21.	I/O AC characteristics definition	67
Figure 22.	Recommended NRST pin protection	
Figure 23.	ADC accuracy characteristics	
Figure 24.	Typical connection diagram using the ADC	
Figure 25.	SPI timing diagram - slave mode and CPHA = 0	
Figure 26.	SPI timing diagram - slave mode and CPHA = 1	
Figure 27.	SPI timing diagram - master mode	
Figure 28.	I ² S slave timing diagram (Philips protocol)	78
Figure 29.	I ² S master timing diagram (Philips protocol)	
Figure 30.	LQFP48 package outline	80
Figure 31.	Recommended footprint for LQFP48 package	81
Figure 32.	LQFP48 package marking example	
Figure 33.	UFQFPN32 package outline	
Figure 34.	Recommended footprint for UFQFPN32 package	
Figure 35.	UFQFPN32 package marking example	
Figure 36.	UFQFPN28 package outline	
Figure 37.	Recommended footprint for UFQFPN28 package	
Figure 38.	UFQFPN28 package marking example	
Figure 39.	WLCSP25 package outline	
Figure 40.	Recommended footprint for WLCSP25 package	
Figure 41.	WLCSP25 package marking example	
Figure 42.	TSSOP20 package outline	
Figure 43.	Recommended footprint for TSSOP20 package	
Figure 44.	TSSOP20 package marking example	94



Introduction STM32F038x6

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F038x6 microcontrollers.

This document should be read in conjunction with the STM32F0xxxx reference manual (RM0091). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the ARM[®] Cortex[®]-M0 core, please refer to the Cortex[®]-M0 Technical Reference Manual, available from the www.arm.com website.





STM32F038x6 Description

2 Description

The STM32F038x6 microcontrollers incorporate the high-performance ARM[®] Cortex[®]-M0 32-bit RISC core operating at up to 48 MHz frequency, high-speed embedded memories (32 Kbytes of Flash memory and 4 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (one I²C, one SPI/ I²S and one USART), one 12-bit ADC, five 16-bit timers, one 32-bit timer and an advanced-control PWM timer.

The STM32F038x6 microcontrollers operate in the -40 to +85 $^{\circ}$ C and -40 to +105 $^{\circ}$ C temperature ranges at a 1.8 V ± 8% power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F038x6 microcontrollers include devices in five different packages ranging from 20 pins to 48 pins with a die form also available upon request. Depending on the device chosen, different sets of peripherals are included.

These features make the STM32F038x6 microcontrollers suitable for a wide range of applications such as application control and user interfaces, hand-held equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms and HVACs.

Table 2. STM32F038x6 family device features and peripheral counts

Peripheral		STM32F038Fx	STM32F038Ex	STM32F038Gx	STM32F038Kx	STM32F038Cx		
Flash memory (Kbyte)				32				
SRAM	SRAM (Kbyte)			4				
	Advanced control		1 (16-bit)					
Timers	General purpose		4 (16-bit) 1 (32-bit)					
	SPI [I ² S] ⁽¹⁾		1 [1]					
Comm. interfaces	I ² C		1					
	USART	1						
	12-bit ADC (number of channels)		(9 ext.	1 + 3 int.)	1 (10 ext. +	3 int.)		
GP	IOs	14	19	22	26	38		
Max. CPU	Max. CPU frequency		48 MHz					
Operating voltage		V_{DD} = 1.8 V ± 8%, V_{DDA} = from V_{DD} to 3.6 V						
Operating temperature					to 85°C / -40°C to 10 5°C / -40°C to 125°C			
Pack	ages	TSSOP20	WLCSP25	UFQFPN28	UFQFPN32	LQFP48		

^{1.} The SPI interface can be used either in SPI mode or in I²S audio mode.



Description STM32F038x6

SWCLK SWDIO as AF Serial Wire V_{DD} = 1.8 V ±8% Debug POWER V_{DD18} Flash GPL Flash Or memory interface 32 KB 32-bit CORTEX-M0 CPU f_{MAX} = 48 MHz @ V_{DD} SUPPLY SUPERVISION POR ◀ NPOR NRST SRAM 4 KB SRAM controller Bus matrix Reset **NPOR** NVIC Int 🗲 V_{DDA} @ Vnna V_{SSA} HSI14 RC 14 MHz HSI RC 8 MHz PLLCLK PLL LSI GP DMA RC 40 kHz XTAL OSC OSC_IN 5 channels 4-32 MHz OSC_OUT Ind. Window WDG RESET & CLOCK CONTROL POR ₽ŮV¤ V_{BAT} = 1.65 to 3.6 V PA[15:0] GPIO port A @ V_{BAT} OSC32_IN OSC32_OUT AHB decoder PB[15:0] GPIO port B System and peripheral XTAL32 kHz clocks Backup 1 TAMPER-RTC GPIO port C PC[15:13] RTC reg (ALARM OUT) PF[7:6,1:0] GPIO port F CRC RTC interface 4 channels PWM TIMER 1 3 compl. channels BRK, ETR input as AF AHB APB TIMER 2 32-bit 4 ch., ETR as AF TIMER 3 4 ch., ETR as AF EXT. IT WKUP 38 AF [TIMER 14 1 channel as AF 1 channel 1 compl, BRK as AF MOSI/SD MISO/MCK SCK/CK NSS/WS as AF TIMER 16 SPI1/I2S1 Window WDG 1 channel 1 compl, BRK as AF TIMER 17 IR_OUT as AF **DBGMCU** Temp. sensor 10x IF RX, TX,CTS, RTS, CK as AF AD input 12-bit ADC SYSCFG IF USART1 V_{DDA} V_{SSA} SCL, SDA, SMBA (extra mA FM+) as AF I2C1 @ V_{DDA} V_{BAT} Power domain of analog blocks : V_{DD} V_{DDA} MSv30994V4

Figure 1. Block diagram



STM32F038x6 Functional overview

3 Functional overview

Figure 1 shows the general block diagram of the STM32F038x6 devices.

3.1 ARM®-Cortex®-M0 core

The ARM[®] Cortex[®]-M0 is a generation of ARM 32-bit RISC processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM[®] Cortex[®]-M0 processors feature exceptional code-efficiency, delivering the high performance expected from an ARM core, with memory sizes usually associated with 8- and 16-bit devices.

The STM32F038x6 devices embed ARM core and are compatible with all ARM tools and software.

3.2 Memories

The device has the following features:

- 4 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states and featuring embedded parity checking with exception generation for fail-critical applications.
- The non-volatile memory is divided into two arrays:
 - 32 Kbytes of embedded Flash memory for programs and data
 - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex[®]-M0 serial wire) and boot in RAM selection disabled

3.3 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- boot from User Flash memory
- boot from System Memory
- boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART on pins PA14/PA15 or PA9/PA10.



DocID026079 Rev 5

11/102

Downloaded from Arrow.com.

Functional overview STM32F038x6

3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a CRC-32 (Ethernet) polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.5 Power management

3.5.1 Power supply schemes

- V_{DD} = V_{DDIO1} = 1.8 V ± 8%: external power supply for I/Os (V_{DDIO1}) and digital logic. It is provided externally through VDD pins.
- V_{DDA} = from V_{DD} to 3.6 V: external analog power supply for ADC, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC is used). It is provided externally through VDDA pin. The V_{DDA} voltage level must be always greater or equal to the V_{DD} voltage level and must be established first.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to Figure 11: Power supply scheme.

3.5.2 Power-on reset

To guarantee a proper power-on reset, the NPOR pin must be held low until V_{DD} is stable. When V_{DD} is stable, the reset state can be exited either by:

- putting the NPOR pin in high impedance (NPOR pin has an internal pull-up), or by
- forcing the pin to high level by connecting it to V_{DDA}

3.5.3 Low-power modes

The STM32F038x6 microcontrollers support two low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line source can be one of the 16 external lines, RTC, I2C1 or USART1.

USART1 and I2C1 peripherals can be configured to enable the HSI RC oscillator so as to get clock for processing incoming data.



STM32F038x6 Functional overview

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop mode.

3.6 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48 MHz.



DocID026079 Rev 5 13/102

Functional overview STM32F038x6




Figure 2. Clock tree

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.

The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.



STM32F038x6 Functional overview

3.8 Direct memory access controller (DMA)

The 5-channel general-purpose DMAs manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers.

The DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: SPIx, I2Sx, I2Cx, USARTx, all TIMx timers (except TIM14) and ADC.

3.9 Interrupts and events

3.9.1 Nested vectored interrupt controller (NVIC)

The STM32F0xx family embeds a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels (not including the 16 interrupt lines of $Cortex^{\mathbb{R}}$ -M0) and 4 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- · Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.9.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 38 GPIOs can be connected to the 16 external interrupt lines.

3.10 Analog-to-digital converter (ADC)

The 12-bit analog-to-digital converter has up to 10 external and 3 internal (temperature sensor, voltage reference, VBAT voltage measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.



DocID026079 Rev 5 15/102

STM32F038x6 Functional overview

> An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV)	0x1FFF F7B8 - 0x1FFF F7B9
TS_CAL2	TS ADC raw data acquired at a temperature of 110 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV)	0x1FFF F7C2 - 0x1FFF F7C3

Table 3. Temperature sensor calibration values

3.10.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC. V_{REFINT} is internally connected to the ADC_IN17 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Calibration value name	Description	Memory address	
VREFINT_CAL	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV)	0x1FFF F7BA - 0x1FFF F7BB	

Table 4. Internal voltage reference calibration values

3.10.3 V_{BAT} battery voltage monitoring

Downloaded from Arrow.com.

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC_IN18. As the V_{BAT} voltage may be higher than V_{DDA} , and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the $V_{\mbox{\footnotesize{BAT}}}$ voltage.



STM32F038x6 Functional overview

3.11 Timers and watchdogs

The STM32F038x6 devices include up to five general-purpose timers and an advanced control timer.

Table 5 compares the features of the different timers.

DMA Counter Counter **Prescaler** Capture/compare Complementary **Timer Timer** request resolution factor channels outputs type type generation integer from Advanced Up, down, TIM1 16-bit Yes 4 3 control up/down 1 to 65536 Up. down. integer from TIM2 32-bit Yes 4 1 to 65536 up/down Up, down, integer from TIM3 16-bit Yes 4 1 to 65536 up/down General purpose integer from TIM14 16-bit Up No 1 1 to 65536 TIM16 integer from 16-bit Yes 1 1 Up TIM17 1 to 65536

Table 5. Timer feature comparison

3.11.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- input capture
- output compare
- PWM generation (edge or center-aligned modes)
- one-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

3.11.2 General-purpose timers (TIM2, 3, 14, 16, 17)

There are five synchronizable general-purpose timers embedded in the STM32F038x6 devices (see *Table 5* for differences). Each general-purpose timer can be used to generate PWM outputs, or as simple time base.



Functional overview STM32F038x6

TIM2, TIM3

STM32F038x6 devices feature two synchronizable 4-channel general-purpose timers. TIM2 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2 and TIM3 general-purpose timers can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining.

TIM2 and TIM3 both have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Their counters can be frozen in debug mode.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output.

Its counter can be frozen in debug mode.

TIM16 and TIM17

Both timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

They each have a single channel for input capture/output compare, PWM or one-pulse mode output.

TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation.

Their counters can be frozen in debug mode.

3.11.3 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop mode. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.11.4 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

STM32F038x6 Functional overview

3.11.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- a 24-bit down counter
- autoreload capability
- maskable system interrupt generation when the counter reaches 0
- programmable clock source (HCLK or HCLK/8)

3.12 Real-time clock (RTC) and backup registers

The RTC and the five backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when V_{DD} power is not present. They are not reset by a system or power reset.

The RTC is an independent BCD timer/counter. Its main features are the following:

- calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- automatic correction for 28, 29 (leap year), 30, and 31 day of the month
- programmable alarm with wake up from Stop mode capability
- on-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize the RTC with a master clock
- digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop mode on tamper event detection
- timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop mode on timestamp event detection
- reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision

The RTC clock sources can be:

- a 32.768 kHz external crystal
- a resonator or oscillator
- the internal low-power RC oscillator (typical frequency of 40 kHz)
- the high-speed external clock divided by 32

3.13 Inter-integrated circuit interface (I²C)

The I²C interface (I2C1) can operate in multimaster or slave modes. It can support Standard mode (up to 100 kbit/s), Fast mode (up to 400 kbit/s) and Fast Mode Plus (up to 1 Mbit/s) with extra output drive.

It supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). It also includes programmable analog and digital noise filters.



DocID026079 Rev 5 19/102

Functional overview STM32F038x6

Aspect Analog filter Digital filter Pulse width of Programmable length from 1 to 15 ≥ 50 ns suppressed spikes I2Cx peripheral clocks –Extra filtering capability vs. **Benefits** Available in Stop mode standard requirements -Stable length Wakeup from Stop on address Variations depending on Drawbacks match is not available when digital temperature, voltage, process filter is enabled.

Table 6. Comparison of I²C analog and digital filters

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C peripheral can be served by the DMA controller.

I²C features⁽¹⁾ **I2C1** 7-bit addressing mode Χ 10-bit addressing mode Χ Standard mode (up to 100 kbit/s) Χ Fast mode (up to 400 kbit/s) Χ Χ Fast Mode Plus with extra output drive I/Os (up to 1 Mbit/s) Χ Independent clock **SMBus** Χ Χ Wakeup from STOP

Table 7. STM32F038x6 I²C implementation

3.14 Universal synchronous/asynchronous receiver/transmitter (USART)

The device embeds one universal synchronous/asynchronous receiver/transmitter (USART1) which communicates at speeds of up to 6 Mbit/s.

It provides hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and has a clock domain independent of the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interface can be served by the DMA controller.

^{1.} X = supported.

STM32F038x6 Functional overview

Table 8. STM32F038x6 USART implementation

USART modes/features ⁽¹⁾	USART1
Hardware flow control for modem	X
Continuous communication using DMA	X
Multiprocessor communication	X
Synchronous mode	X
Smartcard mode	X
Single-wire half-duplex communication	X
IrDA SIR ENDEC block	X
LIN mode	X
Dual clock domain and wakeup from Stop mode	X
Receiver timeout interrupt	X
Modbus communication	X
Auto baud rate detection	X
Driver Enable	X

^{1.} X = supported.

3.15 Serial peripheral interface (SPI) / Inter-integrated sound interface (I²S)

The SPI is able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

One standard I²S interface (multiplexed with SPI1) supporting four different audio standards can operate as master or slave at half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

Table 9. STM32F038x6 SPI/I²S implementation

SPI features ⁽¹⁾	SPI
Hardware CRC calculation	X
Rx/Tx FIFO	Х
NSS pulse mode	Х
I ² S mode	Х
TI mode	Х

^{1.} X = supported.



DocID026079 Rev 5

21/102

Functional overview STM32F038x6

3.16 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.



4 Pinouts and pin description

Figure 3. LQFP48 package pinout





Figure 4. UFQFPN32 package pinout




577

Top view PB7 PB6 PB4 PB3 PA15 PA14 воото 1 21 🦳 PA13 PF0-OSC_IN 2 PA10 PF1-OSC_OUT 19(PA9 UFQFPN28 NRST PA8 VDDA 5 VDD PA0 6 VSS 160 PA1 **NPOR** 15€ PA2 PA3 PA4 PA5 PA6 PA7 MSv34968V2

Figure 5. UFQFPN28 package pinout





 The above figure shows the package in top view, changing from bottom view in the previous document versions.

57/

MSv34969V2

Top view TSSOP20 воото ⊏ □ PA14 PF0-OSC_IN == □ PA13 3 4 5 PF1-OSC_OUT
NRST 18 PA10 ___ PA9 17 VDDA □ 16 VDD PA0 □ 15 ⊐ vss PA1 == 14 □ NPOR 13 PA7 8 PA4 = 10 11 PA5

Figure 7. TSSOP20 package pinout



DocID026079 Rev 5

25/102

Table 10. Legend/abbreviations used in the pinout table

Name		Abbreviation	Definition	
Pin name		Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name		
		S	Supply pin	
Pin	type	I	Input-only pin	
		I/O	Input / output pin	
		FT	5 V-tolerant I/O	
		FTf	5 V-tolerant I/O, FM+ capable	
		TTa 3.3 V-tolerant I/O directly connected to ADC		
I/O str	ucture	POR	External power on reset pin with embedded weak pull-up resistor, powered from V _{DDA}	
		TC Standard 3.3V I/O		
		B Dedicated BOOT0 pin		
		RST	Bidirectional reset pin with embedded weak pull-up resistor	
No	tes	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset		
Dia	Alternate functions	Functions selected through GPIOx_AFR registers		
Pin functions	Additional functions	Functions direct	ly selected/enabled through peripheral registers	

Table 11. Pin definitions

	Pin	num	ber						Pin fund	ctions	
LQFP48	UFQFPN32	UFQFPN28	WLCSP25	TSSOP20	Pin name (function upon reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
1	-	-	-	-	VBAT	S	-	-	Backup power supply		
2	-	-	-	-	PC13	I/O	тс	(1)(2)	-	RTC_TAMP1, RTC_TS, RTC_OUT, WKUP2	
3	-	-	-	-	PC14-OSC32_IN (PC14)	I/O	TC	(1)(2)	-	OSC32_IN	
4	-	-	-	-	PC15-OSC32_OUT (PC15)	I/O	тс	(1)(2)	-	OSC32_OUT	



Table 11. Pin definitions (continued)

	Pin	num	ber		Table 11.1 III			•	Pin fund	ctions	
LQFP48	UFQFPN32	UFQFPN28	WLCSP25	TSSOP20	Pin name (function upon reset)	Pin type	δ		Alternate functions	Additional functions	
5	2	2	A5	2	PF0-OSC_IN (PF0)	I/O	FT	-	-	OSC_IN	
6	3	3	B5	3	PF1-OSC_OUT (PF1)	I/O	FT	-	-	OSC_OUT	
7	4	4	C5	4	NRST	I/O	RST	-	Device reset input / ir (active		
8	0 (3)	16 (3)	E1 (3)	15 (3)	VSSA	S		1	Analog ground		
9	5	5	D5	5	VDDA	S		-	Analog power supply		
10	6	6	B4	6	PA0	I/O	ТТа	-	TIM2_CH1_ETR, USART1_CTS	ADC_IN0, RTC_TAMP2, WKUP1	
11	7	7	C4	7	PA1	I/O	ТТа	ı	TIM2_CH2, EVENTOUT, USART1_RTS	ADC_IN1	
12	8	8	D4	8	PA2	I/O	ТТа	-	TIM2_CH3, USART1_TX	ADC_IN2	
13	9	9	E5	9	PA3	I/O	тта	-	TIM2_CH4, USART1_RX	ADC_IN3	
14	10	10	В3	10	PA4	I/O	ТТа	-	SPI1_NSS, I2S1_WS, TIM14_CH1, USART1_CK	ADC_IN4	
15	11	11	СЗ	11	PA5	I/O	ТТа	-	SPI1_SCK, I2S1_CK, TIM2_CH1_ETR	ADC_IN5	
16	12	12	D3	12	PA6	I/O	ТТа	-	SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, EVENTOUT	ADC_IN6	



Table 11. Pin definitions (continued)

	Pin	num	ber		Table 11. Pin			(Pin fund	ctions
LQFP48	UFQFPN32	UFQFPN28	WLCSP25	TSSOP20	Pin name (function upon reset)	Pin type	Pin type		Alternate functions	Additional functions
17	13	13	E4	13	PA7	I/O	ТТа	-	SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, EVENTOUT	ADC_IN7
18	14	14	E3	-	PB0	I/O	ТТа	-	TIM3_CH3, TIM1_CH2N, EVENTOUT	ADC_IN8
19	15	-	-	-	PB1	I/O	ТТа	-	TIM3_CH4, TIM14_CH1, TIM1_CH3N	ADC_IN9
20	16	15	E2	14	NPOR	I	POR	(4)	Device power-o	n reset input
21	-	-	-	-	PB10	I/O	FTf	-	TIM2_CH3, I2C1_SCL	-
22	1	ı	ı	-	PB11	I/O	FTf	-	TIM2_CH4, EVENTOUT, I2C1_SDA	-
23	0	16	E1	15	VSS	S	-	-	Grou	nd
24	17	17	D1	16	VDD	S	-	-	Digital power	er supply
25	-	-	-	-	PB12	I/O	FT	-	TIM1_BKIN, EVENTOUT, SPI1_NSS	-
26	-	-	-	-	PB13	I/O	FT	-	TIM1_CH1N, SPI1_SCK	-
27	ı	1	1	-	PB14	I/O	FT	ı	TIM1_CH2N, SPI1_MISO	-
28	ı	1	1	-	PB15	I/O	FT	ı	TIM1_CH3N, SPI1_MOSI	RTC_REFIN
29	18	18	D2	-	PA8	I/O	FT	-	USART1_CK, TIM1_CH1, EVENTOUT, MCO	-



Table 11. Pin definitions (continued)

	Pin	num	ber						Pin fund	ctions
LQFP48	UFQFPN32	UFQFPN28	WLCSP25	TSSOP20	Pin name (function upon reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
30	19	19	C1	17	PA9	I/O	FTf	-	USART1_TX, TIM1_CH2, I2C1_SCL	-
31	20	20	B1	18	PA10	I/O	FTf	-	USART1_RX, TIM1_CH3, TIM17_BKIN, I2C1_SDA	-
32	21	-	-	-	PA11	I/O	FT	-	USART1_CTS, TIM1_CH4, EVENTOUT	-
33	22	-	-	-	PA12	I/O	FT	-	USART1_RTS, TIM1_ETR, EVENTOUT	-
34	23	21	A1	19	PA13 (SWDIO)	I/O	FT	(5)	IR_OUT, SWDIO	-
35	ı	-	-	-	PF6	I/O	FTf	-	I2C1_SCL	-
36	-	-	-	-	PF7	I/O	FTf	-	I2C1_SDA	-
37	24	22	A2	20	PA14 (SWCLK)	I/O	FT	(5)	USART1_TX, SWCLK	-
38	25	23	-	-	PA15	I/O	FT	(6)	SPI1_NSS, I2S1_WS, TIM2_CH_ETR, EVENTOUT, USART1_RX	-
39	26	24	-	-	PB3	I/O	FT	(6)	SPI1_SCK, I2S1_CK, TIM2_CH2, EVENTOUT	-
40	27	25	-	-	PB4	I/O	FT	(6)	SPI1_MISO, I2S1_MCK, TIM3_CH1, EVENTOUT	-



Pin number Pin functions structure Pin type **JFQFPN32 UFQFPN28** WLCSP25 Pin name LQFP48 TSSOP20 **Notes** Additional (function upon reset) Alternate functions **functions** 0 SPI1_MOSI, 12S1 SD, PB5 I/O I2C1_SMBA, 41 28 26 C2 FT TIM16_BKIN, TIM3 CH2 I2C1 SCL, 42 29 27 B2 PB6 I/O FTf USART1_TX, TIM16_CH1N I2C1_SDA, 43 30 28 А3 PB7 I/O FTf USART1 RX, TIM17_CH1N Boot memory selection 44 31 1 A4 1 BOOT0 ı В I2C1 SCL, 32 PB8 I/O FTf 45 TIM16 CH1 I2C1_SDA, IR OUT, PB9 I/O 46 FTf TIM17_CH1, **EVENTOUT** 47 0 VSS S E1 Ground

Table 11. Pin definitions (continued)

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF

S

- These GPIOs must not be used as current sources (e.g. to drive an LED).

VDD

- After the first RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the reference manual.
- 3. VSSA pin is not in package pinout. VSSA pad of the die is connected to VSS pin.
- These pins are powered by V_{DDA}.

48

1

- After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin and the internal pull-down on the SWCLK pin are activated.
- On the WLCSP25 package, PB3, PB4 and PA15 must be set to defined levels by software, as their corresponding pads on the silicon die are left unconnected. Apply same recommendations as for unconnected pins.

Digital power supply

DocID026079 Rev 5 30/102

	AF7	,		1	1	1	1	1	1	1	1	1	1		ı	ı	1
	AF6	1		1	ı	ı	ı	EVENTOUT	EVENTOUT	1	1	1	1	1	1	1	ı
sters for port A	AF5	-	1	1	1	-	1	TIM16_CH1	TIM17_CH1	1	1	1	1	1	-	-	-
OA_AFR regis	AF4	1	1	1	1	TIM14_CH1	1	ı	TIM14_CH1	1	I2C1_SCL	I2C1_SDA	1	ı	1	1	ı
ed through GF	AF3	ı	,	1	1	ı	ı	1	1	EVENTOUT	1	ı	1	,	1	1	EVENTOUT
functions select	AF2	TIM2_CH1_ ETR	TIM2_CH2	TIM2_CH3	TIM2_CH4	ı	TIM2_CH1_ ETR	TIM1_BKIN	TIM1_CH1N	TIM1_CH1	TIM1_CH2	TIM1_CH3	TIM1_CH4	TIM1_ETR	1	ı	TIM2_CH1_ ETR
Table 12. Alternate functions selected through GPIOA_AFR registers for port A	AF1	USART1_CTS	USART1_RTS	USART1_TX	USART1_RX	USART1_CK	ı	TIM3_CH1	TIM3_CH2	USART1_CK	USART1_TX	USART1_RX	USART1_CTS	USART1_RTS	IR_OUT	USART1_TX	USART1_RX
	04V	1	EVENTOUT	1	ı	SPI1_NSS, I2S1_WS	SPI1_SCK, I2S1_CK	SPI1_MISO, I2S1_MCK	SPI1_MOSI, I2S1_SD	MCO	1	TIM17_BKIN	EVENTOUT	EVENTOUT	OIGMS	SWCLK	SPI1_NSS, I2S1_WS
	Pin name	DA0	PA1	PA2	PA3	PA4	PA5	PA6	PA7	PA8	PA9	PA10	PA11	PA12	PA13	PA14	PA15



DocID026079 Rev 5

31/102

AF0 AF1 EVENTOUT TIM3_CH3 TIM14_CH1 TIM3_CH4 SPI1_SCK, I2S1_CK EVENTOUT SPI1_MISO, I2S1_MCK TIM3_CH1 SPI1_MOSI, I2S1_SD TIM3_CH2 USART1_TX I2C1_SCL USART1_TX I2C1_SCA IR_OUT I2C1_SCA - I2C1_SCA
EVENTOUT

STM32F038x6 Memory mapping

5 Memory mapping




Figure 8. STM32F038x6 memory map

Memory mapping STM32F038x6

Table 14. Peripheral register boundary addresses

Bus	Boundary address	Size	Peripheral
	0x4800 1800 - 0x5FFF FFFF	~384 MB	Reserved
	0x4800 1400 - 0x4800 17FF	1KB	GPIOF
	0x4800 0C00 - 0x4800 13FF	2KB	Reserved
AHB2	0x4800 0800 - 0x4800 0BFF	1KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1KB	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved
	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	Flash memory interface
АПВТ	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved
	0x4002 0000 - 0x4002 03FF	1 KB	DMA
	0x4001 8000 - 0x4001 FFFF	32 KB	Reserved
	0x4001 5C00 - 0x4001 7FFF	9KB	Reserved
	0x4001 5800 - 0x4001 5BFF	1KB	DBGMCU
	0x4001 4C00 - 0x4001 57FF	3KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1KB	TIM17
	0x4001 4400 - 0x4001 47FF	1KB	TIM16
	0x4001 3C00 - 0x4001 43FF	2KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1KB	USART1
APB	0x4001 3400 - 0x4001 37FF	1KB	Reserved
	0x4001 3000 - 0x4001 33FF	1KB	SPI1/I2S1
	0x4001 2C00 - 0x4001 2FFF	1KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1KB	Reserved
	0x4001 2400 - 0x4001 27FF	1KB	ADC
	0x4001 0800 - 0x4001 23FF	7KB	Reserved
	0x4001 0400 - 0x4001 07FF	1KB	EXTI
	0x4001 0000 - 0x4001 03FF	1KB	SYSCFG
	0x4000 8000 - 0x4000 FFFF	32 KB	Reserved



STM32F038x6 Memory mapping

Table 14. Peripheral register boundary addresses (continued)

Bus	Boundary address	Size	Peripheral
	0x4000 7400 - 0x4000 7FFF	3KB	Reserved
	0x4000 7000 - 0x4000 73FF	1KB	PWR
	0x4000 5800 - 0x4000 6FFF	6KB	Reserved
	0x4000 5400 - 0x4000 57FF	1KB	I2C1
	0x4000 3400 - 0x4000 53FF	8KB	Reserved
	0x4000 3000 - 0x4000 33FF	1KB	IWDG
APB	0x4000 2C00 - 0x4000 2FFF	1KB	WWDG
	0x4000 2800 - 0x4000 2BFF	1KB	RTC
	0x4000 2400 - 0x4000 27FF	1KB	Reserved
	0x4000 2000 - 0x4000 23FF	1KB	TIM14
	0x4000 0800 - 0x4000 1FFF	6KB	Reserved
	0x4000 0400 - 0x4000 07FF	1KB	TIM3
	0x4000 0000 - 0x4000 03FF	1KB	TIM2

Electrical characteristics STM32F038x6

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 1.8 V and V_{DDA} = 3.3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 9*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 10.



6.1.6 Power supply scheme





Figure 11. Power supply scheme

Caution:

Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

6.1.7 Current consumption measurement

Figure 12. Current consumption measurement scheme





6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 15: Voltage characteristics*, *Table 16: Current characteristics* and *Table 17: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 15. Voltage characteristics⁽¹⁾

Symbol	Ratings	Min	Max	Unit
V_{DD} – V_{SS}	External main supply voltage	-0.3	1.95	V
V _{DDA} -V _{SS}	External analog supply voltage	- 0.3	4.0	V
V _{DD} –V _{DDA}	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4	V
V _{BAT} -V _{SS}	External backup supply voltage	- 0.3	4.0	V
	Input voltage on FT and FTf pins	V _{SS} -0.3	V _{DDIOx} + 4.0 ⁽³⁾	V
	Input voltage on POR pins	V _{SS} -0.3	4.0	V
$V_{IN}^{(2)}$	Input voltage on TTa pins	V _{SS} -0.3	4.0	V
	BOOT0	0	9.0	V
	Input voltage on any other pin	V _{SS} -0.3	4.0	V
ΔV _{DDx}	Variations between different V _{DD} power pins	-	50	mV
V _{SSx} - V _{SS}	Variations between all the different ground pins	-	50	mV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6.3 sensitivity chara		-

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} V_{IN} maximum must always be respected. Refer to *Table 16: Current characteristics* for the maximum allowed injected current values.

Valid only if the internal pull-up/pull-down resistors are disabled. If internal pull-up or pull-down resistor is enabled, the maximum limit is 4 V.

Table 16. Current characteristics

Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all VDD power lines (source) ⁽¹⁾	120	
ΣI _{VSS}	Total current out of sum of all VSS ground lines (sink) ⁽¹⁾	-120	
I _{VDD(PIN)}	Maximum current into each VDD power pin (source) ⁽¹⁾	100	1
I _{VSS(PIN)}	Maximum current out of each VSS ground pin (sink) ⁽¹⁾	-100	
	Output current sunk by any I/O and control pin	25	1
I _{IO(PIN)}	Output current source by any I/O and control pin	-25	1
71	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	80	1
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	-80	mA
	Injected current on POR, B, FT and FTf pins	-5/+0 ⁽⁴⁾	1
$I_{\rm INJ(PIN)}^{(3)}$	Injected current on TC and RST pin	± 5	
	Injected current on TTa pins ⁽⁵⁾	± 5	
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	± 25	

- All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the
 permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- A positive injection is induced by V_{IN} > V_{DDIOX} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 15: Voltage characteristics* for the maximum allowed input voltage values.
- Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- On these I/Os, a positive injection is induced by V_{IN} > V_{DDA}. Negative injection disturbs the analog performance of the device. See note ⁽²⁾ below *Table 51: ADC accuracy*.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 17. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

6.3 Operating conditions

6.3.1 General operating conditions

Table 18. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	48	MHz
f _{PCLK}	Internal APB clock frequency	-	0	48	IVIITZ
V_{DD}	Standard operating voltage	-	1.65	1.95	V
V	Analog operating voltage (ADC not used)	Must have a potential equal	V_{DD}	3.6	V
V_{DDA}	Analog operating voltage (ADC used)	to or higher than V _{DD}	2.4	3.6	V
V _{BAT}	Backup operating voltage	-	1.65	3.6	V
		TC and RST I/O	-0.3	V _{DDIOx} +0.3	
V	I/O input valtage	TTa and POR I/O	-0.3	V _{DDA} +0.3 ⁽¹⁾	V
V_{IN}	I/O input voltage	FT and FTf I/O	-0.3	5.2 ⁽¹⁾	V
		BOOT0	0	5.2	
		LQFP48	-	364	
	Power dissipation at T _A = 85 °C	UFQFPN32	-	526	
P_D	for suffix 6 or T_{Δ} = 105 °C for	UFQFPN28	-	169	mW
	suffix 7 ⁽²⁾	WLCSP25	-	267	
		TSSOP20	-	182	
	Ambient temperature for the	Maximum power dissipation	-40	85	°C
т.	suffix 6 version	Low power dissipation ⁽³⁾	–40	105	C
TA	Ambient temperature for the	Maximum power dissipation	–40	105	°C
	suffix 7 version	Low power dissipation ⁽³⁾	-40	125	C
т.	lunction temporature research	Suffix 6 version	–40	105	°C
TJ	Junction temperature range	Suffix 7 version	-40	125	C

^{1.} For operation with a voltage higher than V_{DDIOx} + 0.3 V, the internal pull-up resistor must be disabled.

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 19* are derived from tests performed under the ambient temperature condition summarized in *Table 18*.



DocID026079 Rev 5

^{2.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} . See Section 7.6: Thermal characteristics.

In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 7.6: Thermal characteristics).

Symbol Parameter Conditions Min Max Unit V_{DD} rise time rate 0 t_{VDD} V_{DD} fall time rate 20 ∞ µs/V 0 ∞ V_{DDA} rise time rate t_{VDDA} V_{DDA} fall time rate ∞ 20

Table 19. Operating conditions at power-up / power-down

6.3.3 Embedded reference voltage

The parameters given in *Table 20* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

			- · · · J			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{REFINT}	Internal reference voltage	-40 °C < T _A < +105 °C	1.2	1.23	1.25	V
t _{START}	ADC_IN17 buffer startup time	-	-	-	10 ⁽¹⁾	μs
t _{S_vrefint}	ADC sampling time when reading the internal reference voltage	-	4 ⁽¹⁾	-	1	μs
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DDA} = 3 V	-	-	10 ⁽¹⁾	mV
T _{Coeff}	Temperature coefficient	-	- 100 ⁽¹⁾	ı	100 ⁽¹⁾	ppm/°C
T _{VREFINT_RDY}	Internal reference voltage temporization	-	1.5	2.5	4.5	ms

Table 20. Embedded internal reference voltage

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 12: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

^{1.} Guaranteed by design, not tested in production.

Guaranteed by design, not tested in production. This parameter is the latency between the time when pin NPOR is set to 1 by the application and the time when the VREFINTRDYF status bit is set to 1 by the hardware.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency:
 - 0 wait state and Prefetch OFF from 0 to 24 MHz
 - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled f_{PCLK} = f_{HCLK}

The parameters given in *Table 21* to *Table 25* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.



Table 21. Typical and maximum current consumption from V_{DD} supply at V_{DD} = 1.8 V

				Al	l periph		abled			erals dis	abled		
Symbol	Parameter	Conditions	f _{HCLK}	_	N	lax @ T	A ⁽¹⁾	_	N	lax @ T	A ⁽¹⁾	Unit	
				Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C		
			48 MHz	18.2	19.7	20.1	20.3	11.2	11.7	12.1	12.4		
	Supply	External	External	32 MHz	12.4	13.1	13.4	13.6	7.6	8.2	8.3	8.6	
		clock (HSE	24 MHz	9.8	10.4	10.6	10.7	6.1	6.6	6.7	6.8		
	current in Run mode,	bypass)	8 MHz	3.3	3.7	3.8	3.8	2.2	2.4	2.5	2.6		
	code		1 MHz	0.7	0.8	0.9	1.0	0.5	0.6	0.7	0.7		
	executing from Flash		48 MHz	18.5	20.0	20.4	20.6	11.6	12.1	12.4	12.8		
	memory	Internal	32 MHz	12.7	13.4	13.6	14.0	7.9	8.5	8.7	9.0		
		clock (HSI)	24 MHz	10.0	10.6	10.8	10.9	6.2	6.7	6.8	6.9		
			8 MHz	3.4	3.8	3.9	4.0	2.3	2.5	2.6	2.6		
			48 MHz	17.2	18.7	19.1	19.3	10.2	10.6	11.1	11.4		
		in bypass)	32 MHz	11.4	12.2	12.4	12.7	6.7	7.2	7.4	7.6		
	Supply		24 MHz	8.9	9.4	9.6	9.7	5.1	5.5	5.7	5.7		
	current in		8 MHz	2.8	3.2	3.3	3.3	1.7	2.0	2.0	2.1		
I _{DD}	Run mode, code		1 MHz	0.3	0.5	0.5	0.5	0.2	0.3	0.3	0.3	mA	
	executing		48 MHz	17.5	19.0	19.4	19.6	10.4	10.8	11.2	11.6		
	from RAM	Internal	32 MHz	11.7	12.4	12.7	12.9	6.9	7.4	7.6	7.8		
		clock (HSI)	24 MHz	9.1	9.6	9.8	9.9	5.2	5.6	5.7	5.8		
			8 MHz	3.0	3.3	3.4	3.5	1.7	2.0	2.1	2.1		
			48 MHz	10.4	11.7	12.0	12.3	2.4	2.6	2.7	2.8		
		External	32 MHz	6.9	7.6	7.8	8.1	1.5	1.7	1.8	1.9		
		clock (HSE	24 MHz	5.4	5.9	6.1	6.2	1.2	1.3	1.4	1.5		
	Supply current in Sleep mode	bypass)	8 MHz	1.7	2.2	2.3	2.4	0.4	0.4	0.5	0.5		
			1 MHz	0.3	0.3	0.4	0.4	0.1	0.1	0.2	0.2		
			48 MHz	10.6	11.8	12.1	12.4	2.4	2.7	2.7	2.8		
		Internal	32 MHz	7.2	7.9	8.1	8.3	1.6	1.8	1.9	2.0		
			clock (HSI)	24 MHz	5.5	6.1	6.3	6.4	1.3	1.4	1.5	1.5	
			8 MHz	1.9	2.4	2.5	2.6	0.5	0.5	0.5	0.6		

^{1.} Data based on characterization results, not tested in production unless otherwise specified.

577

Table 22. Typical and maximum current consumption from the V_{DDA} supply

					V _{DDA}	= 2.4 V		V _{DDA} = 3.6 V				
Symbol Para	Parameter	Conditions (1)	f _{HCLK}	Tvn	М	ax @ T _A	(2)	Тур	Max @ T _A ⁽²⁾			Unit
				Тур	25 °C	85 °C	105 °C	ijΡ	25 °C	85 °C	105 °C	
		HSE	48 MHz	147	170	180	184	160	183	195	199	
	Committee	bypass,	32 MHz	101	121	127	129	109	129	137	140	
	Supply current in	PLL on	24 MHz	79	97	101	103	86	104	110	112	
	Run or Sleep	HSE bypass, PLL off	8 MHz	1	3	3	3	2	3	3	4	
I _{DDA}	mode,		node, PLL off	1 MHz	1	2	2	2	2	2	3	3
	executing		48 MHz	219	243	256	260	240	267	279	284	
		HSI clock, PLL on	32 MHz	172	195	203	206	190	210	222	226	
memory or RAM		24 MHz	150	170	177	180	165	186	193	196		
		HSI clock, PLL off	8 MHz	71	83	87	88	81	95	97	98	

Current consumption from the V_{DDA} supply is independent of whether the digital peripherals are enabled or disabled, being in Run or Sleep mode or executing from Flash memory or RAM. Furthermore, when the PLL is off, I_{DDA} is independent from the frequency.

Table 23. Typical and maximum consumption in Stop mode

				Typ. @ V _{DD} = 1.8 V						Max			
Symbol	Parameter	Conditions	V _{DDA} = 1.8 V	$V_{DDA} = 2.0 \text{ V}$	$V_{DDA} = 2.4 \text{ V}$	$V_{DDA} = 2.7 \text{ V}$	$V_{DDA} = 3.0 \text{ V}$	$V_{DDA} = 3.3 \text{ V}$	$V_{DDA} = 3.6 \text{ V}$	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
I _{DD}	Supply			•		0.4				2.3	14.9	35.6	
I _{DDA}	current in Stop mode	All oscillators OFF	0.8	0.8	8.0	0.9	0.9	1.0	1.1	1.5	2.6	3.4	μA

^{2.} Data based on characterization results, not tested in production unless otherwise specified.

									<u> </u>			
				Typ @ V _{BAT}								
Symbol	Parameter	er Conditions	1.65 V	1.8 V	2.4 V	2.7 V	3.3 V	3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
l .	RTC domain	LSE & RTC ON; "Xtal mode": lower driving capability; LSEDRV[1:0] = '00'	0.5	0.5	0.6	0.7	0.8	0.9	1.0	1.3	1.7	μA
IDD_VBAT	supply current	LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1:0] = '11'	0.8	0.8	0.9	1.0	1.1	1.2	1.3	1.6	2.1	μΑ

Table 24. Typical and maximum current consumption from the V_{BAT} supply

Typical current consumption

The MCU is placed under the following conditions:

- V_{DD} = V_{DDA} = 1.8 V
- All I/O pins are in analog input configuration
- The Flash memory access time is adjusted to f_{HCLK} frequency:
 - 0 wait state and Prefetch OFF from 0 to 24 MHz
 - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled, f_{PCLK} = f_{HCLK}
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and 500 kHz respectively



^{1.} Data based on characterization results, not tested in production.

Table 25. Typical current consumption, code executing from Flash memory, running from HSE 8 MHz crystal

Symbol	Parameter	£		sumption in mode		sumption in mode	Unit
Symbol	raiailletei	f _{HCLK}	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	Offic
		48 MHz	18.5	11.6	10.8	2.6	
		36 MHz	14.1	8.9	8.2	2.0	
		32 MHz	12.7	8.1	7.3	1.8	
	Current	24 MHz	9.7	6.2	5.6	1.4	
1	consumption	16 MHz	6.7	4.3	3.9	1.1	mA
I _{DD}	from V _{DD} supply	8 MHz	3.4	2.3	1.9	0.6	IIIA
	Supply	4 MHz	2.1	1.4	1.3	0.5	
		2 MHz	1.3	0.9	0.9	0.5	
		1 MHz	0.9	0.7	0.7	0.4	
		500 kHz	0.7	0.6	0.6	0.4	
		48 MHz		13	36		
		36 MHz		10	05		
		32 MHz		9	6		
	Current	24 MHz		7	6		
I _{DDA}	consumption	16 MHz		5	6		μΑ
IDDA	from V _{DDA} supply	8 MHz		•	1		μ
	ouppiy	4 MHz			1		
		2 MHz			1		
		1 MHz		•	1		
		500 kHz		•	1		

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 44: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt



DocID026079 Rev 5

trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 27: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 $I_{\mbox{\scriptsize SW}}$ is the current sunk by a switching I/O to charge/discharge the capacitive load

 V_{DDIOx} is the I/O supply voltage

 f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



Table 26. Switching output I/O current consumption

Symbol	Parameter	Conditions ⁽¹⁾	I/O toggling frequency (f _{SW})	Тур	Unit												
			2 MHz	0.09													
			4 MHz	0.17													
		$V_{DDIOx} = 1.8 \text{ V}$	8 MHz	0.34													
		$C_{EXT} = 0 pF$ $C = C_{INT} + C_{EXT} + C_{INT}$	18 MHz	0.79													
		INT EXT 5	36 MHz	1.50													
			48 MHz	2.06													
			2 MHz	0.13													
			4 MHz	0.26													
		V _{DDIOx} = 1.8 V	8 MHz	0.50													
		$C_{EXT} = 10 \text{ pF}$ $C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	1.18													
		INT EXT 5		2.27													
			48 MHz	3.03													
	I/O current	2 MHz V _{DDIOx} = 1.8 V C _{EXT} = 22 pF 8 MHz	2 MHz	0.18	mA												
I _{SW}	consumption		C _{EXT} = 22 pF	C _{EXT} = 22 pF	4 MHz	0.36	ША										
							8 MHz	0.69									
		$C = C_{INT} + C_{EXT} + C_{S}$	18 MHz	1.60													
			36 MHz	3.27													
			2 MHz	0.23													
		V _{DDIOx} = 1.8 V	4 MHz	0.45													
		C _{EXT} = 33 pF	8 MHz	0.87													
		$C = C_{INT} + C_{EXT} + C_{S}$	$C = C_{INT} + C_{EXT} + C_{S}$	$C = C_{INT} + C_{EXT} + C_{S}$	$C = C_{INT} + C_{EXT} + C_{S}$						$C = C_{INT} + C_{EXT} + C_{S}$				18 MHz	2.0	
			36 MHz	3.7													
			2 MHz	0.29													
		$V_{DDIOx} = 1.8 \text{ V}$	4 MHz	0.55													
		$C_{EXT} = 47 \text{ pF}$ $C = C_{INT} + C_{EXT} + C_{S}$	8 MHz	1.09													
		IIII EXT	18 MHz 2.43														

^{1.} $C_S = 5 pF$ (estimated value).

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 27*. The MCU is placed under the following conditions:

- All I/O pins are in analog mode
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions summarized in *Table 15: Voltage characteristics*
- The power consumption of the digital part of the on-chip peripherals is given in *Table 27*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 27. Peripheral current consumption

	Peripheral	Typical consumption at 25 °C	Unit
	BusMatrix ⁽¹⁾	3.8	
	DMA1	6.3	
	SRAM	0.7	
	Flash memory interface	15.2	
ALID	CRC	1.61	0 /0 41 1—
AHB	GPIOA	9.4	µA/MHz
	GPIOB	11.6	
	GPIOC	1.9	
	GPIOF	0.8	
	All AHB peripherals	47.5	

Table 27. Peripheral current consumption (continued)

	Peripheral	Typical consumption at 25 °C	Unit
	APB-Bridge (2)	2.6	
	SYSCFG	1.7	
	ADC ⁽³⁾	4.2	
	TIM1	17.1	
	SPI1	9.6	
	USART1	17.4	
	TIM16	8.2	
APB	TIM17	8.0	\ /\ /\ /\
APB	DBG (MCU Debug Support)	0.5	μA/MHz
	TIM2	17.4	
	TIM3	12.8	
	TIM14	6.0	
	WWDG	1.5	
	I2C1	5.1	
	PWR	1.2	
	All APB peripherals	110.9	

^{1.} The BusMatrix automatically is active when at least one master is ON (CPU or DMA1).

^{2.} The APBx Bridge is automatically active when at least one peripheral is ON on the same Bus.

The power consumption of the analog part (I_{DDA}) of peripherals such as ADC is not included. Refer to the tables of characteristics in the subsequent sections.

6.3.5 Wakeup time from low-power mode

The wakeup times given in *Table 28* are the latency between the event and the execution of the first user instruction. The device goes in low-power mode after the WFE (Wait For Event) instruction, in the case of a WFI (Wait For Interruption) instruction, 16 CPU cycles must be added to the following timings due to the interrupt latency in the Cortex M0 architecture.

The SYSCLK clock source setting is kept unchanged after wakeup from Sleep mode. During wakeup from Stop mode, SYSCLK takes the default setting: HSI 8 MHz.

The wakeup source from Sleep and Stop mode is an EXTI line configured in event mode.

All timings are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*..

Symbol	Dovomotor	Тур @	V _{DDA}	Max	Unit
Symbol	Parameter	= 1.8 V	= 3.3 V	IVIAX	Unit
t _{WUSTOP}	Wakeup from Stop mode	3.5	2.8	5.3	μs
t _{WUSLEEP}	Wakeup from Sleep mode	4 SYSCL	K cycles	-	μs

Table 28. Low-power mode wakeup timings

6.3.6 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 6.3.13*. However, the recommended clock input waveform is shown in *Figure 13: High-speed external clock source AC timing diagram*.

Symbol	Parameter ⁽¹⁾	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	-	8	32	MHz
V_{HSEH}	OSC_IN input pin high level voltage	0.7 V _{DDIOx}	-	V_{DDIOx}	V
V _{HSEL}	OSC_IN input pin low level voltage	V_{SS}	-	0.3 V _{DDIOx}	V
t _{w(HSEH)}	OSC_IN high or low time	15	-	-	ns
$\begin{matrix} t_{r(\text{HSE})} \\ t_{f(\text{HSE})} \end{matrix}$	OSC_IN rise or fall time	-	-	20	113

Table 29. High-speed external user clock characteristics

^{1.} Guaranteed by design, not tested in production.




Figure 13. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 6.3.13. However, the recommended clock input waveform is shown in Figure 14.

	•				
Symbol	Parameter ⁽¹⁾	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency	-	32.768	1000	kHz
V_{LSEH}	OSC32_IN input pin high level voltage	0.7 V _{DDIOx}	-	V_{DDIOx}	V
V_{LSEL}	OSC32_IN input pin low level voltage	V _{SS}	-	0.3 V _{DDIOx}	٧
$\begin{matrix} t_{w(\text{LSEH})} \\ t_{w(\text{LSEL})} \end{matrix}$	OSC32_IN high or low time	450	1	-	ns
t _{r(LSE)} t _{f(LSE)}	OSC32_IN rise or fall time	-	-	50	113

Table 30. Low-speed external user clock characteristics

^{1.} Guaranteed by design, not tested in production.




Figure 14. Low-speed external clock source AC timing diagram

47/

DocID026079 Rev 5

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 31*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
f _{OSC_IN}	Oscillator frequency	-	4	8	32	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
		During startup ⁽³⁾	-	-	8.5	
		V_{DD} = 1.8 V, Rm = 30 Ω , CL = 10 pF@8 MHz	-	0.4	-	
	HSE current consumption	V_{DD} = 1.8 V, Rm = 45 Ω , CL = 10 pF@8 MHz	-	0.5	-	
I _{DD}		V_{DD} = 1.8 V, Rm = 30 Ω , CL = 5 pF@32 MHz	-	0.8	-	mA
		V_{DD} = 1.8 V, Rm = 30 Ω , CL = 10 pF@32 MHz	-	1	-	
		V _{DD} = 1.8 V, Rm = 30 Ω, CL = 20 pF@32 MHz	-	1.5	-	
9 _m	Oscillator transconductance	Startup	10	-	-	mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 31. HSE oscillator characteristics

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by design, not tested in production.
- 3. This consumption level occurs during the first 2/3 of the $t_{\mbox{\scriptsize SU(HSE)}}$ startup time
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 15*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.






Figure 15. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 32*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽¹⁾		Тур	Max ⁽²⁾	Unit
		low drive capability	-	0.5	0.9	
	LSE current consumption	medium-low drive capability	-	-	1	
I _{DD}	LSE current consumption	medium-high drive capability	-	-	1.3	μA
		high drive capability	-	-	1.6	
		low drive capability	5	-	-	
_	Oscillator	medium-low drive capability	8	-	-	uA/V
g _m	transconductance	medium-high drive capability	15	-	-	μΑνν
		high drive capability	25	-	-	
t _{SU(LSE)} (3)	Startup time	V _{DDIOx} is stabilized	-	2	-	s

Table 32. LSE oscillator characteristics (f_{LSE} = 32.768 kHz)

t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer



DocID026079 Rev 5

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

^{2.} Guaranteed by design, not tested in production.

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 16. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

6.3.7 Internal clock source characteristics

The parameters given in *Table 33* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*. The provided curves are characterization results, not tested in production.




High-speed internal (HSI) RC oscillator

Table 33. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	-	-	8	-	MHz
TRIM	HSI user trimming step	-	-	-	1 ⁽²⁾	%
DuCy _(HSI)	Duty cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
		T _A = -40 to 105°C	-2.8 ⁽³⁾	-	3.8 ⁽³⁾	
		T _A = -10 to 85°C	-1.9 ⁽³⁾	-	2.3 ⁽³⁾	
400	Accuracy of the HSI	T _A = 0 to 85°C	-1.9 ⁽³⁾	-	2 ⁽³⁾	%
ACC _{HSI}	oscillator	T _A = 0 to 70°C	-1.3 ⁽³⁾	-	2 ⁽³⁾	70
		T _A = 0 to 55°C	-1 ⁽³⁾	-	2 ⁽³⁾	
		$T_A = 25^{\circ}C^{(4)}$	-1	-	1	
t _{su(HSI)}	HSI oscillator startup time	-	1 ⁽²⁾	-	2 ⁽²⁾	μs
I _{DDA(HSI)}	HSI oscillator power consumption	-	-	80	100 ⁽²⁾	μΑ

- 1. $V_{DDA} = 3.3 \text{ V}$, $T_A = -40 \text{ to } 105^{\circ}\text{C}$ unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.
- 4. Factory calibrated, parts not soldered.

Figure 17. HSI oscillator accuracy characterization results for soldered parts






High-speed internal 14 MHz (HSI14) RC oscillator (dedicated to ADC)

Table 34. HSI14 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI14}	Frequency	-	-	14	-	MHz
TRIM	HSI14 user-trimming step	-	-	-	1 ⁽²⁾	%
DuCy _(HSI14)	Duty cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
	Accuracy of the HSI14	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-4.2 ⁽³⁾	-	5.1 ⁽³⁾	%
۸۵۵		$T_A = -10 \text{ to } 85 ^{\circ}\text{C}$	$-3.2^{(3)}$	-	3.1 ⁽³⁾	%
ACC _{HSI14}	oscillator (factory calibrated)	T _A = 0 to 70 °C	-2.5 ⁽³⁾	-	2.3 ⁽³⁾	%
		T _A = 25 °C	-1	-	1	%
t _{su(HSI14)}	HSI14 oscillator startup time	-	1 ⁽²⁾	-	2 ⁽²⁾	μs
I _{DDA(HSI14)}	HSI14 oscillator power consumption	-	-	100	150 ⁽²⁾	μΑ

- 1. V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 18. HSI14 oscillator accuracy characterization results



57

Low-speed internal (LSI) RC oscillator

Table 35. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	30	40	50	kHz
t _{su(LSI)} ⁽²⁾		-	-	85	μs
I _{DDA(LSI)} ⁽²⁾	LSI oscillator power consumption	-	0.75	1.2	μΑ

^{1.} V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.

6.3.8 PLL characteristics

The parameters given in *Table 36* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

Table 36. PLL characteristics

Symbol	Parameter		Unit		
Symbol	Faranietei	Min	Тур	Max	Offic
f	PLL input clock ⁽¹⁾	1 ⁽²⁾	8.0	24 ⁽²⁾	MHz
f _{PLL_IN}	PLL input clock duty cycle	40 ⁽²⁾	-	60 ⁽²⁾	%
f _{PLL_OUT}	PLL multiplier output clock	16 ⁽²⁾	-	48	MHz
t _{LOCK}	PLL lock time	-	-	200 ⁽²⁾	μs
Jitter _{PLL}	Cycle-to-cycle jitter	-	-	300 ⁽²⁾	ps

Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by f_{PLL OUT}.

6.3.9 Memory characteristics

Flash memory

The characteristics are given at T_A = -40 to 105 °C unless otherwise specified.

Table 37. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
t _{prog}	16-bit programming time	T _A = - 40 to +105 °C	40	53.5	60	μs
t _{ERASE}	Page (1 KB) erase time	T _A = - 40 to +105 °C	20	-	40	ms
t _{ME}	Mass erase time	T _A = - 40 to +105 °C	20	-	40	ms
	Supply ourrant	Write mode	-	-	10	mA
IDD	Supply current	Erase mode	-	-	12	mA

^{1.} Guaranteed by design, not tested in production.



DocID026079 Rev 5

^{2.} Guaranteed by design, not tested in production.

^{2.} Guaranteed by design, not tested in production.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	10	kcycle
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 105 °C	10	Year
		10 kcycle ⁽²⁾ at T _A = 55 °C	20	

Table 38. Flash memory endurance and data retention

- 1. Data based on characterization results, not tested in production.
- 2. Cycling performed over the whole temperature range.

6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 39*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 1.8 V, LQFP48, T_A = +25 °C, f_{HCLK} = 48 MHz, conforming to IEC 61000-4-2	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V_{DD} = 1.8 V, LQFP48, T_A = +25°C, f_{HCLK} = 48 MHz, conforming to IEC 61000-4-4	4B

Table 39. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (for example control registers)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Max vs. [f_{HSE}/f_{HCLK}] **Monitored** Conditions Unit Symbol **Parameter** frequency band 8/48 MHz 0.1 to 30 MHz -1 $V_{DD} = 1.8 \text{ V}, T_A = 25 ^{\circ}\text{C},$ 30 to 130 MHz 21 dB_uV LQFP48 package Peak level S_{EMI} compliant with 130 MHz to 1 GHz 27 IEC 61967-2 EMI Level 4

Table 40. EMI characteristics

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.



Symbol	Ratings	Conditions	Packages	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to JESD22-A114	All	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1	All	C3	250	٧

Table 41. ESD absolute maximum ratings

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 42. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II level A

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIOX} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table 43*.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

^{1.} Data based on characterization results, not tested in production.

Functional susceptibility **Symbol Description** Unit **Positive** Negative injection injection Injected current on BOOT0 -0 NΑ Injected current on all FT, FTf and POR pins -5 NA mΑ I_{INJ}

-5

+5

Table 43. I/O current injection susceptibility

6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 44* are derived from tests performed under the conditions summarized in *Table 18: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant (except BOOT0).

Table 44. I/O static characteristics

Injected current on all TTa, TC and RESET pins

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		TC and TTa I/O	-	-	0.3 V _{DDIOx} +0.07 ⁽¹⁾	
	Low level input	FT and FTf I/O	-	-	0.475 V _{DDIOx} -0.2 ⁽¹⁾	
V _{IL}	voltage	воото	-	-	0.3 V _{DDIOx} –0.3 ⁽¹⁾	V
		All I/Os except BOOT0 pin	-	1	0.3 V _{DDIOx}	
		TC and TTa I/O	0.445 V _{DDIOx} +0.398 ⁽¹⁾	-	-	
	High level input	FT and FTf I/O	0.5 V _{DDIOx} +0.2 ⁽¹⁾	-	-	
V _{IH}	voltage	воото	0.2 V _{DDIOx} +0.95 ⁽¹⁾	-	-	V
		All I/Os except BOOT0 pin	0.7 V _{DDIOx}	1	-	
		TC and TTa I/O	-	200 ⁽¹⁾	-	
V _{hys}	Schmitt trigger hysteresis	FT and FTf I/O	-	100 ⁽¹⁾	-	mV
	,	воото	-	300 ⁽¹⁾	-	
		TC, FT and FTf I/O TTa in digital mode $V_{SS} \le V_{IN} \le V_{DDIOX}$	-	ı	± 0.1	
l _{lkg}	Input leakage current ⁽²⁾	TTa in digital mode $V_{DDIOx} \le V_{IN} \le V_{DDA}$	-	1	1	μA
	current	TTa in analog mode $V_{SS} \le V_{IN} \le V_{DDA}$	-	-	± 0.2	
		FT and FTf I/O V _{DDIOx} ≤ V _{IN} ≤ 5 V	-	-	10	



Table 44. I/O static characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PU}	Weak pull-up equivalent resistor (3)	V _{IN} = V _{SS}	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽³⁾	V _{IN} = - V _{DDIOx}	25	40	55	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

- 1. Data based on design simulation only. Not tested in production.
- The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 43: I/O current injection susceptibility.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 19* for standard I/Os, and in *Figure 20* for 5 V-tolerant I/Os. The following curves are design simulation results, not tested in production.








Figure 19. TC and TTa I/O input characteristics







DocID026079 Rev 5

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V_{DDIOx}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 15: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see Table 15: Voltage characteristics).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT, TTa or TC unless otherwise specified).

Table 45. Output voltage characteristics⁽¹⁾

Symbol	Parameter Conditions		Min	Max	Unit
V _{OL} ⁽²⁾	Output low level voltage for an I/O pin	11 . 1 = 4 mΛ	-	0.4	V
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin	I _{IO} = 4 mA	V _{DDIOx} -0.4	-	V
V _{OLFm+} ⁽³⁾	Output low level voltage for an FTf I/O pin in Fm+ mode	I _{IO} = 10 mA	-	0.4	٧

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 15:
 Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO}.

^{2.} Data based on characterization results. Not tested in production.

^{3.} Data based on design simulation only. Not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in Figure 21 and Table 46, respectively. Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Table 18: General operating conditions.

Table 46. I/O AC characteristics⁽¹⁾⁽²⁾

OSPEEDRy [1:0] value ⁽¹⁾			Conditions	Min	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	1	MHz
x0	t _{f(IO)out}	Output fall time	C _L = 50 pF	-	125	ns
	t _{r(IO)out}	Output rise time		-	125	115
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	4	MHz
01	t _{f(IO)out}	Output fall time	C _L = 50 pF	-	62.5	ns
	t _{r(IO)out}	Output rise time		-	62.5	
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	10	MHz
11	t _{f(IO)out}	Output fall time	C _L = 50 pF	-	25	ns
	t _{r(IO)out}	Output rise time		-	25	115
Fm+	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	0.5	MHz
configuration (4)	t _{f(IO)out}	Output fall time	CL = 50 pF	-	16	no
(4)	t _{r(IO)out}	Output rise time		-	44	ns
- t _{EXTIpw} si		Pulse width of external signals detected by the EXTI controller	-	10	-	ns

- The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0091 reference manual for a description of GPIO Port configuration register.
- 2. Guaranteed by design, not tested in production.
- 3. The maximum frequency is defined in Figure 21.
- When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0091 for a detailed description of Fm+ I/O configuration.

Figure 21. I/O AC characteristics definition 10% 90% tr(IO)out t_{f(IO)out} Maximum frequency is achieved if $(t_r + t_f) \le \frac{2}{3}T$ and if the duty cycle is (45-55%) when loaded by C_L (see the table I/O AC characteristics definition)

DocID026079 Rev 5

MS32132V3

6.3.14 NRST and NPOR pin characteristics

NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PLI}.

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	ı	0.3 V _{DD} +0.07 ⁽¹⁾	V
V _{IH(NRST)}	NRST input high level voltage	-	0.445 V _{DD} +0.398 ⁽¹⁾	ı	-	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	ı	100 ⁽¹⁾	ns
V _{NF(NRST)}	NRST input not filtered pulse	-	700 ⁽¹⁾	- 1	-	ns

Table 47. NRST pin characteristics

^{2.} The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 22. Recommended NRST pin protection

- 1. The external capacitor protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 47: NRST pin characteristics. Otherwise the reset will not be taken into account by the device.

NPOR pin characteristics

The NPOR pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor to the $V_{DDA},\,R_{PU}.$

Unless otherwise specified, the parameters given in *Table 48* below are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 18: General operating conditions*.

^{1.} Data based on design simulation only. Not tested in production.

Symbol Parameter Conditions Min Тур Max Unit 0.475 V_{DDA} - 0.2⁽¹⁾ NPOR Input low level voltage V_{IL(NPOR)} ٧ NPOR Input high level $0.5 V_{DDA} + 0.2^{(1)}$ $V_{\text{IH(NPOR)}}$ voltage NPOR Schmitt trigger voltage 100(1) mV V_{hys(NPOR)} hysteresis Weak pull-up equivalent $V_{IN} = V_{SS}$ 25 40 55 R_{PU} $\mathsf{k}\Omega$ resistor⁽²⁾

Table 48. NPOR pin characteristics

6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under the conditions summarized in *Table 18: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 49. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage for ADC ON	-	2.4	-	3.6	V
I _{DDA (ADC)}	Current consumption of the ADC ⁽¹⁾	V _{DDA} = 3.3 V	-	0.9	-	mA
f _{ADC}	ADC clock frequency	-	0.6	-	14	MHz
f _S ⁽²⁾	Sampling rate	12-bit resolution	0.043	-	1	MHz
f _{TRIG} ⁽²⁾	External trigger frequency	f _{ADC} = 14 MHz, 12-bit resolution	-	-	823	kHz
		12-bit resolution	-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range	-	0	-	V_{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 1 and Table 50 for details	-	-	50	kΩ
R _{ADC} ⁽²⁾	Sampling switch resistance	-	-	-	1	kΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor	-	-	-	8	pF
t _{CAL} ⁽²⁾⁽³⁾	Calibration time	f _{ADC} = 14 MHz		5.9		μs
CAL` '\''	Calibration time	-	83		1/f _{ADC}	



DocID026079 Rev 5

^{1.} Guaranteed by design, not tested in production.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		ADC clock = HSI14	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	-
W _{LATENCY} ⁽²⁾⁽⁴⁾	ADC_DR register ready latency	ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle
		$f_{ADC} = f_{PCLK}/2 = 14 \text{ MHz}$		0.196		μs
	Trigger conversion latency	$f_{ADC} = f_{PCLK}/2$	5.5		1/f _{PCLK}	
t _{latr} ⁽²⁾		$f_{ADC} = f_{PCLK}/4 = 12 \text{ MHz}$	0.219			μs
		f _{ADC} = f _{PCLK} /4	10.5			1/f _{PCLK}
		f _{ADC} = f _{HSI14} = 14 MHz	0.179	-	0.250	μs
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI14}	-	1	-	1/f _{HSI14}
t _S ⁽²⁾	Sampling time	f _{ADC} = 14 MHz	0.107	-	17.1	μs
is, ,	Sampling time	-	1.5	-	239.5	1/f _{ADC}
t _{STAB} (2)	Stabilization time	-	14		1/f _{ADC}	
+ (2)	Total conversion time	f _{ADC} = 14 MHz, 12-bit resolution	1	-	18	μs
t _{CONV} ⁽²⁾	(including sampling time)	12-bit resolution	14 to 252 (t _S for sampling +12.5 for successive approximation)			1/f _{ADC}

^{1.} During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μ A on IDD should be taken into account.

- 2. Guaranteed by design, not tested in production.
- 3. Specified value includes only ADC timing. It does not include the latency of the register access.
- 4. This parameter specify latency for transfer of the conversion result to the ADC_DR register. EOC flag is set at this time.

Equation 1: R_{AIN} max formula

$$R_{AIN} < \frac{T_S}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 50. R_{AIN} max for f_{ADC} = 14 MHz

T _s (cycles)	t _S (μs)	R_{AIN} max $(k\Omega)^{(1)}$
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4



T _s (cycles)	t _S (μs)	R _{AIN} max (kΩ) ⁽¹⁾
-		
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	NA
239.5	17.1	NA

Table 50. R_{AIN} max for f_{ADC} = 14 MHz (continued)

Table 51. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Test conditions	Тур	Max ⁽⁴⁾	Unit
ET	Total unadjusted error		±1.3	±2	
EO	Offset error	f _{PCLK} = 48 MHz,	±1	±1.5	
EG	Gain error	f_{ADC} = 14 MHz, R_{AIN} < 10 kΩ V_{DDA} = 3 V to 3.6 V	±0.5	±1.5	LSB
ED	Differential linearity error	$T_A = 25 ^{\circ}\text{C}$	±0.7	±1	
EL	Integral linearity error		±0.8	±1.5	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	f _{PCLK} = 48 MHz,	±1.9	±2.8	
EG	Gain error	f_{ADC} = 14 MHz, R_{AIN} < 10 kΩ V_{DDA} = 2.7 V to 3.6 V T_{A} = - 40 to 105 °C	±2.8	±3	LSB
ED	Differential linearity error		±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	f _{PCLK} = 48 MHz,	±1.9	±2.8	
EG	Gain error	f_{ADC} = 14 MHz, R _{AIN} < 10 kΩ V_{DDA} = 2.4 V to 3.6 V T_{A} = 25 °C	±2.8	±3	LSB
ED	Differential linearity error		±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	

^{1.} ADC DC accuracy values are measured after internal calibration.

- 3. Better performance may be achieved in restricted V_{DDA}, frequency and temperature ranges.
- 4. Data based on characterization results, not tested in production.



^{1.} Guaranteed by design, not tested in production.

ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
 Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.13 does not affect the ADC accuracy.





Figure 23. ADC accuracy characteristics





- Refer to Table 49: ADC characteristics for the values of $\rm R_{AIN},\, R_{ADC}$ and $\rm C_{ADC}.$
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 11: Power supply scheme. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

DocID026079 Rev 5

6.3.16 Temperature sensor characteristics

Table 52. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	± 1	± 2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₃₀	Voltage at 30 °C (± 5 °C) ⁽²⁾	1.34	1.43	1.52	V
t _{START} ⁽¹⁾	ADC_IN16 buffer startup time	-	-	10	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	4	-	-	μs

^{1.} Guaranteed by design, not tested in production.

6.3.17 V_{BAT} monitoring characteristics

Table 53. V_{BAT} monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	2 x 50	-	kΩ
Q	Ratio on V _{BAT} measurement	-	2	-	-
Er ⁽¹⁾	Error on Q	– 1	-	+1	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading the V _{BAT}	4	-	-	μs

^{1.} Guaranteed by design, not tested in production.

6.3.18 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 54. TIMx characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{res(TIM)}	Timer resolution time	-	-	1	-	t _{TIMxCLK}
		f _{TIMxCLK} = 48 MHz	ı	20.8	ı	ns
f _{EXT}	Timer external clock frequency on CH1 to CH4	-	-	f _{TIMxCLK} /2	-	MHz
		f _{TIMxCLK} = 48 MHz	-	24	-	MHz
t _{MAX_COUNT}	16-bit timer maximum period	-	ı	2 ¹⁶	ı	t _{TIMxCLK}
		f _{TIMxCLK} = 48 MHz	i	1365	i	μs
	32-bit counter maximum period	-		2 ³²		t _{TIMxCLK}
		f _{TIMxCLK} = 48 MHz	-	89.48	-	s



DocID026079 Rev 5

Measured at V_{DDA} = 3.3 V ± 10 mV. The V₃₀ ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 3: Temperature sensor calibration values.

Electrical characteristics STM32F038x6

		-		
Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.1	409.6	
/8	1	0.2	819.2	
/16	2	0.4	1638.4	
/32	3	0.8	3276.8	ms
/64	4	1.6	6553.6	
/128	5	3.2	13107.2	
/256	6 or 7	6.4	26214.4	

Table 55. IWDG min/max timeout period at 40 kHz (LSI)⁽¹⁾

These timings are given for a 40 kHz clock but the microcontroller internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table 56. WWDG Hill/Hax timeout value at 46 MHz (FCLK)							
Prescaler	Prescaler WDGTB Min timeout value Max timeout value		Unit				
1	0	0.0853	5.4613				
2	1	0.1706	10.9226	ms			
4	2	0.3413	21.8453	1115			
8	3	0.6826	43.6906				

Table 56. WWDG min/max timeout value at 48 MHz (PCLK)

6.3.19 Communication interfaces

I²C interface characteristics

The I²C interface meets the timings requirements of the I²C-bus specification and user manual rev. 0.3 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I²C timings requirements are guaranteed by design when the I2Cx peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and $V_{\rm DDIOx}$ is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.13: I/O port characteristics for the I²C I/Os characteristics.

All I²C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 57. I²C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design, not tested in production.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI/I²S characteristics

Unless otherwise specified, the parameters given in *Table 58* for SPI or in *Table 59* for I²S are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 18: General operating conditions*.

Refer to Section 6.3.13: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

Table 58. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	SPI clock frequency	Master mode	-	18	MHz
1/t _{c(SCK)}	SPI Clock frequency	Slave mode	-	18	IVITIZ
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 15 pF	-	6	ns
t _{su(NSS)}	NSS setup time	Slave mode	4Tpclk	-	
t _{h(NSS)}	NSS hold time	Slave mode	2Tpclk + 10	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	Tpclk/2 -2	Tpclk/2 + 1	
t _{su(MI)}	Data input setup time	Master mode	4	-	
t _{su(SI)}	Data input setup time	Slave mode	5	-	
t _{h(MI)}	Data input hold time	Master mode	4	-	
t _{h(SI)}	Data input hold time	Slave mode	5	-	ns
t _{a(SO)} ⁽²⁾	Data output access time	Slave mode, f _{PCLK} = 20 MHz	0	3Tpclk	
t _{dis(SO)} (3)	Data output disable time	Slave mode	0	18	
t _{v(SO)}	Data output valid time	Slave mode (after enable edge)	-	22.5	
t _{v(MO)}	Data output valid time	Master mode (after enable edge)	-	6	
t _{h(SO)}	Data output hold time	Slave mode (after enable edge)	11.5	-	
t _{h(MO)}	Data output noid time	Master mode (after enable edge)	2	-	
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	25	75	%

- 1. Data based on characterization results, not tested in production.
- 2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
- 3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z



DocID026079 Rev 5

Electrical characteristics STM32F038x6





Figure 25. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: 0.3 $V_{\rm DD}$ and 0.7 $V_{\rm DD}$.




Figure 27. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .

Table 59. I²S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{CK}	Master mode (data: 16 bits, Audio frequency = 48 kHz)		1.597	1.601	MHz
1/t _{c(CK)}		Slave mode	0	6.5	
t _{r(CK)}	I ² S clock rise time	Canacitive land C = 15 pE	-	10	
t _{f(CK)}	I ² S clock fall time	Capacitive load C _L = 15 pF	-	12	
t _{w(CKH)}	I ² S clock high time	Master f _{PCLK} = 16 MHz, audio	306	-	
t _{w(CKL)}	I ² S clock low time	frequency = 48 kHz	312	-	200
t _{v(WS)}	WS valid time	Master mode	2	-	ns
t _{h(WS)}	WS hold time	Master mode	2	-	
t _{su(WS)}	WS setup time	Slave mode	7	-	
t _{h(WS)}	WS hold time	Slave mode	0	-	
DuCy(SCK)	I ² S slave input clock duty cycle	Slave mode	25	75	%


Electrical characteristics STM32F038x6

Table 59. I²S characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
t _{su(SD_MR)}	Data input setup time	Master receiver	6	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	2	-	
t _{h(SD_MR)} ⁽²⁾	Data input hold time	Master receiver	4	-	
t _{h(SD_SR)} ⁽²⁾		Slave receiver	0.5	-	200
t _{v(SD_MT)} ⁽²⁾	Data output valid time	Master transmitter	-	4	ns
t _{v(SD_ST)} ⁽²⁾	Data output valid time	Slave transmitter	-	31	
t _{h(SD_MT)}	Data output hold time	Master transmitter	0	-	
t _{h(SD_ST)}	Data output hold time	Slave transmitter	13	-	

- 1. Data based on design simulation and/or characterization results, not tested in production.
- 2. Depends on f_{PCLK} . For example, if f_{PCLK} = 8 MHz, then T_{PCLK} = 1/ f_{PLCLK} = 125 ns.

Figure 28. I²S slave timing diagram (Philips protocol)



- 1. Measurement points are done at CMOS levels: 0.3 × V_{DDIOx} and 0.7 × V_{DDIOx} .
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

577




Figure 29. I²S master timing diagram (Philips protocol)

^{1.} Data based on characterization results, not tested in production.

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Package information 7

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

LQFP48 package information 7.1

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.




Figure 30. LQFP48 package outline

1. Drawing is not to scale.



Table 60. LQFP48 package mechanical data

Cumbal		millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	8.800	9.000	9.200	0.3465	0.3543	0.3622	
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
D3	-	5.500	-	-	0.2165	-	
E	8.800	9.000	9.200	0.3465	0.3543	0.3622	
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
E3	-	5.500	-	-	0.2165	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
ccc	-	-	0.080	-	-	0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

9.70 ai14911d

Figure 31. Recommended footprint for LQFP48 package

1. Dimensions are expressed in millimeters.

DocID026079 Rev 5

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 32. LQFP48 package marking example

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

7.2 UFQFPN32 package information

UFQFPN32 is a 32-pin, 5x5 mm, 0.5 mm pitch ultra-thin fine-pitch quad flat package.

STM32F038x6 Package information




Figure 33. UFQFPN32 package outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. This pad is used for the device ground and must be connected. It is referred to as pin 0 in Table: Pin definitions.

5

Table 61. UFQFPN32 package mechanical data

Cumbal		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.152	-	-	0.0060	-
b	0.180	0.230	0.280	0.0071	0.0091	0.0110
D	4.900	5.000	5.100	0.1929	0.1969	0.2008
D1	3.400	3.500	3.600	0.1339	0.1378	0.1417
D2	3.400	3.500	3.600	0.1339	0.1378	0.1417
E	4.900	5.000	5.100	0.1929	0.1969	0.2008
E1	3.400	3.500	3.600	0.1339	0.1378	0.1417
E2	3.400	3.500	3.600	0.1339	0.1378	0.1417
е	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

5.30

3.80

3.80

3.80

3.80

3.80

3.80

3.80

3.70

3.70

3.75

3.80

Figure 34. Recommended footprint for UFQFPN32 package

57/

A0B8_FP_V2

^{1.} Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 35. UFQFPN32 package marking example

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

7.3 UFQFPN28 package information

UFQFPN28 is a 28-lead, 4x4 mm, 0.5 mm pitch, ultra-thin fine-pitch quad flat package.




Figure 36. UFQFPN28 package outline

1. Drawing is not to scale.

Table 62. UFQFPN28 package mechanical data⁽¹⁾

Symbol		millimeters			inches	
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	-	0.000	0.050	-	0.0000	0.0020
D	3.900	4.000	4.100	0.1535	0.1575	0.1614
D1	2.900	3.000	3.100	0.1142	0.1181	0.1220
Е	3.900	4.000	4.100	0.1535	0.1575	0.1614
E1	2.900	3.000	3.100	0.1142	0.1181	0.1220
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
L1	0.250	0.350	0.450	0.0098	0.0138	0.0177
Т	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
е	-	0.500	-	-	0.0197	-

577

1. Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 37. Recommended footprint for UFQFPN28 package

1. Dimensions are expressed in millimeters.



Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 38. UFQFPN28 package marking example

Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.



STM32F038x6 Package information

7.4 WLCSP25 package information

WLCSP25 is a 25-ball, 2.423 x 2.325 mm, 0.4 mm pitch wafer level chip scale package.




Figure 39. WLCSP25 package outline

1. Drawing is not to scale.

Table 63. WLCSP25 package mechanical data

Cumbal				inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.175	-	-	0.0069	-
A2	-	0.380	-	-	0.0150	-
A3 ⁽²⁾	-	0.025	-	-	0.0010	-
b ^{(3) (4)}	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	2.388	2.423	2.458	0.0940	0.0954	0.0968
Е	2.29	2.325	2.36	0.0902	0.0915	0.0929
е	-	0.400	-	-	0.0157	-
e1	-	1.600	-	-	0.0630	-
e2	-	1.600	-	-	0.0630	-
F	-	0.4115	-	-	0.0162	-
G	-	0.3625	-	-	0.0143	-



DocID026079 Rev 5

Table 63.	WLCSP25	package	mechanical	data	(continued)
-----------	---------	---------	------------	------	-------------

Cumbal		millimeters	nillimeters		inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
aaa	-	0.100	-	-	0.0039	-
bbb	-	0.100	-	-	0.0039	-
ccc	-	0.100	-	-	0.0039	-
ddd	-	0.050	-	-	0.0020	-
eee	-	0.050	-	-	0.0020	-

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Back side coating.
- 3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
- 4. Primary datum Z and seating plane are defined by the spherical crowns of the bump.

Figure 40. Recommended footprint for WLCSP25 package




Table 64. WLCSP25 recommended PCB design rules

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0.225 mm
Dsm	0.290 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.100 mm

90/102 DocID026079 Rev 5

Downloaded from Arrow.com.

STM32F038x6 Package information

Device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 41. WLCSP25 package marking example

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.5 TSSOP20 package information

TSSOP20 is a 20-lead thin shrink small-outline, 6.5 x 4.4 mm, 0.65 mm pitch, package.




Figure 42.TSSOP20 package outline

1. Drawing is not to scale.

Table 65. TSSOP20 package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	1.200	-	-	0.0472
A1	0.050	-	0.150	0.0020	-	0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190	-	0.300	0.0075	-	0.0118
С	0.090	-	0.200	0.0035	-	0.0079
D ⁽²⁾	6.400	6.500	6.600	0.2520	0.2559	0.2598
E	6.200	6.400	6.600	0.2441	0.2520	0.2598
E1 ⁽³⁾	4.300	4.400	4.500	0.1693	0.1732	0.1772
е	-	0.650	-	-	0.0256	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-

57


STM32F038x6 Package information

Table 65. TSSOP20 package mechanical data (continued)

Cumbal		millimeters			inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
k	0°	-	8°	0°	-	8°
aaa	-	-	0.100	-	-	0.0039

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.

Figure 43. Recommended footprint for TSSOP20 package



1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 44. TSSOP20 package marking example

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

577

STM32F038x6 Package information

7.6 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 18: General operating conditions*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max = $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DDIOx} - V_{OH}) \times I_{OH})$,

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm	55	
	Thermal resistance junction-ambient UFQFPN32 - 5 × 5 mm	38	
$\Theta_{\sf JA}$	Thermal resistance junction-ambient UFQFPN28 - 4 × 4 mm	118	°C/W
	Thermal resistance junction-ambient WLCSP25 - 2.13 x 2.07 mm	74	
	Thermal resistance junction-ambient TSSOP20 - 6.5 x 4.4 mm	110	

Table 66. Package thermal characteristics

7.6.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

57

DocID026079 Rev 5

7.6.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Ordering information*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F038x6 at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 80 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 8 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

```
P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}
```

 $P_{IOmax = 20} \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Using the values obtained in *Table 66* T_{Jmax} is calculated as follows:

```
    For LQFP48, 55 °C/W
```

$$T_{Jmax}$$
 = 80 °C + (55°C/W × 447 mW) = 80 °C + 24.585 °C = 104.585 °C

This is within the range of the suffix 6 version parts ($-40 < T_J < 105$ °C) see *Table 18: General operating conditions*.

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Section 8: Ordering information*).

Note:

With this given $P_{Dmax we}$ can find the TAmax allowed for a given device temperature range (order code suffix 6 or 7).

```
Suffix 6: T_{Amax} = T_{Jmax} - (55^{\circ}\text{C/W} \times 447 \text{ mW}) = 105\text{-}24.585 = 80.415 ^{\circ}\text{C}
Suffix 7: T_{Amax} = T_{Jmax} - (55^{\circ}\text{C/W} \times 447 \text{ mW}) = 125\text{-}24.585 = 100.415 ^{\circ}\text{C}
```

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

57/

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 100 °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V

 $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$

 $P_{IOmax = 20} \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: P_{INTmax} = 70 mW and P_{IOmax} = 64 mW:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$

Thus: P_{Dmax} = 134 mW

Using the values obtained in $\it Table~66~T_{\it Jmax}$ is calculated as follows:

For LQFP48, 55 °C/W

 T_{Jmax} = 100 °C + (55 °C/W × 134 mW) = 100 °C + 7.37 °C = 107.37 °C

This is above the range of the suffix 6 version parts ($-40 < T_J < 105$ °C).


In this case, parts must be ordered at least with the temperature range suffix 7 (see Section 8: Ordering information) unless we reduce the power dissipation in order to be able to use suffix 6 parts.



DocID026079 Rev 5 97/102

8 Ordering information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.



xxx = code ID of programmed parts (includes packing type)

TR = tape and reel packing

blank = tray packing



STM32F038x6 Revision history

9 Revision history

Table 68. Document revision history

Date	Revision	Changes		
28-May-2014	1	Initial release.		
24-Sep-2015	2	Updated: Table 2: STM32F038x6 family device features and peripheral counts Figure 8: STM32F038x6 memory map AF1 alternate functions for PA0, PA1, PA2, PA3 and PA4 in Table 11: Alternate functions selected through GPIOA_AFR registers for port A the footnote for V _{IN} max value in Table 14: Voltage characteristics the footnote for max V _{IN} in Table 17: General operating conditions Table 20: Typical and maximum current consumption from VDD supply at VDD = 1.8 V Table 21: Typical and maximum current consumption from the VDDA supply Table 23: Typical and maximum current consumption from the VBAT supply Table 19: Embedded internal reference voltage with the addition of t _{START} parameter Table 48: ADC characteristics Table 51: TS characteristics: removed the min. value for t _{START} parameter the typical value for R parameter in Table 52: V _{BAT} monitoring characteristics V _{ESD(CDM)} class and value in Table 40: ESD absolute maximum ratings the structure of Section 7: Package information Added: Figure 32: LQFP48 marking example (package top view) Figure 35: UFQFPN32 marking example (package top view) Figure 38: UFQFPN28 marking example (package top view) Figure 44: TSSOP20 marking example (package top view)		



Revision history STM32F038x6

Table 68. Document revision history (continued)

Date	Revision	Changes		
24-Sep-2015	2 (continued)	Added WLCSP25 package, updates in the following: - Table 1: Device summary - Section 2: Description - Table 2: STM32F038x6 family device features and peripheral counts - Section 4: Pinouts and pin description: addition of Figure 6: WLCSP25 25-ball package ballout (bump side) and update of Table 10: Pin definitions, - Table 17: General operating conditions - Section 7: Package information with the addition of Section 7.4: WLCSP25 package information - Table 65: Package thermal characteristics		
16-Dec-2015	3	Cover page: - number of timers added in the title - "20 mA" I ² C output drive replaced with "extra" - number of GPIOs and 5V-tolerant GPIOs corrected Section 2: Description: - Figure 1: Block diagram updated Section 3: Functional overview: - Figure 2: Clock tree updated - Section 3.5.3: Low-power modes - added inf. on peripherals configurable to operate with HSI - Section 3.10.2: Internal voltage reference (V _{REFINT}) - removed information on comparators - Section 3.11.2: General-purpose timers (TIM2, 3, 14, 16, 17) - number of gen-purpose timers corrected - Table 7: STM32F038x6 I ² C implementation - added "extra" output drive current - Table 8: STM32F038x6 USART implementation added Section 4: Pinouts and pin description: - Package pinout figures updated (look and feel) - Figure 6: WLCSP25 package pinout - now presented in top view - Table 11: Pin definitions - notes 3 and 6 added Section 6: Electrical characteristics: - Table 20: Embedded internal reference voltage: removed -40°-to-85° condition and associated note for V _{REFINT} - Table 25 and Table 24 values rounded to 1 decimal - Table 41: ESD absolute maximum ratings updated - Table 44: I/O static characteristics - removed note		



STM32F038x6 Revision history

Table 68. Document revision history (continued)

Date	Revision	Changes		
	3	 Table 49: ADC characteristics - updated some parameter values, test conditions and added footnotes ⁽³⁾ and ⁽⁴⁾ 		
		 Section 6.3.15: 12-bit ADC characteristics - changed introductory sentence 		
16-Dec-2015		 Table 59: I²S characteristics: table reorganized, t_{v(SD ST)} max value updated 		
		Section 7: Package information:		
		- Figure 37: Recommended footprint for UFQFPN28 package updated		
		Section 8: Part numbering:		
		 added tray packing to options 		
	4	Section 6: Electrical characteristics:		
		 Table 32: LSE oscillator characteristics (f_{LSE} = 32.768 kHz) - information on configuring different drive capabilities removed. See the corresponding reference manual. 		
10-Jan-2017		 Table 20: Embedded internal reference voltage - V_{REFINT} values 		
10 0411 2011		 Figure 25: SPI timing diagram - slave mode and CPHA = 0 and Figure 26: SPI timing diagram - slave mode and CPHA = 1 enhanced and corrected 		
		Section 8: Ordering information:		
		 The name of the section changed from the previous "Part numbering" 		
15-May-2017	5	Section 7: Package information:		
		 Figure 41: WLCSP25 package marking example - the composition of the package marking fields and character sizes corrected. Check the product errata sheet for additional information. 		
		 Notes under package marking figures modified. 		

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved