Contents STL220N6F7

## Contents

1	Electrical ratings			
2	Electric	al characteristics	4	
	2.1	Electrical characteristics (curves)	5	
3	Test cir	cuits	7	
4	Packag	e mechanical data	8	
	4.1	PowerFLAT 5x6 type C package mechanical data	8	
	4.2	PowerFLAT 5x6 packaging information	10	
5	Revisio	n history	12	



STL220N6F7 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	60	V
$V_{GS}$	Gate-source voltage	±20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	120	Α
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	120	Α
I <sub>DM</sub> <sup>(1)(2)</sup>	Drain current (pulsed)	480	Α
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	40	Α
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	28.5	Α
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	160	Α
Eas	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_{AS} = 20$ A)	900	mJ
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at T <sub>C</sub> = 25 °C	188	W
P <sub>TOT</sub> (3)	Total dissipation at T <sub>pcb</sub> = 25 °C	4.8	W
т.	Operating junction temperature range	55 to 175	°C
Tj	Storage temperature range	-55 to 175	

#### Notes:

Table 3: Thermal data

Symbol	Symbol Parameter		Unit
R <sub>thj-pcb</sub> <sup>(1)</sup>	R <sub>thj-pcb</sub> <sup>(1)</sup> Thermal resistance junction-pcb		°C/W
R <sub>thj-case</sub>	R <sub>thj-case</sub> Thermal resistance junction-case		°C/W

### Notes:

 $^{(1)}\!When$  mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s.

 $<sup>^{(1)}\!</sup>This$  value is rated according to  $R_{thj\text{-}c}$  .

<sup>&</sup>lt;sup>(2)</sup>Pulse width limited by safe operating area.

 $<sup>^{(3)}</sup>$ This value is rated according to  $R_{thj\text{-pcb}}$ .

Electrical characteristics STL220N6F7

## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	60			V
IDSS	Zero gate voltage drain current	V <sub>GS</sub> = 0 V V <sub>DS</sub> = 60 V			1	μΑ
Igss	Gate-body leakage current	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A		1.2	1.4	mΩ

**Table 5: Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance	V 05.V ( 4.MII.	ı	6500	1	pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$		3200	-	pF
Crss	Reverse transfer capacitance	VGS - 0 V	ı	230	1	pF
$Q_g$	Total gate charge	$V_{DD} = 30 \text{ V}, I_D = 40 \text{ A},$	-	98	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	38	-	nC
$Q_{gd}$	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	1	28	ı	nC

**Table 6: Switching times** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 30 \text{ V}, I_D = 20 \text{ A},$	ı	41	ı	ns
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	ı	45	ı	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching	ı	68	1	ns
t <sub>f</sub>	Fall time	times" and Figure 18: "Switching time waveform")	-	35	-	ns

### Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 40 A, V <sub>GS</sub> = 0 V	ı		1.2	V
t <sub>rr</sub>	Reverse recovery time	I <sub>D</sub> = 40 A, di/dt = 100 A/μs	ı	69		ns
Qrr	Reverse recovery charge	$V_{DD} = 48 \text{ V}$	-	103		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	3		А


#### Notes:


 $^{(1)}$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%


4/13 DocID025656 Rev 4





## 2.1 Electrical characteristics (curves)
















DocID025656 Rev 4







DocID025656 Rev 4

STL220N6F7 Test circuits

### 3 Test circuits




Figure 14: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ


Vos 1 1 kΩ


Vos 1 1 kΩ

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 PowerFLAT 5x6 type C package mechanical data


6 7 8  $E_{7}$ E2 E3 Bottom view D5(x4) b(x8) e(x6) Side view Top view 8231817\_typeC\_A0ER\_Rev15

Figure 19: PowerFLAT™ 5x6 type C package outline

Table 8: PowerFLAT™ 5x6 type C package mechanical data

	bie 8: PowerFLA1 ···· 5x6 ty	mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
Е	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°

Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)



577

DocID025656 Rev 4

# 4.2 PowerFLAT 5x6 packaging information

Figure 21: PowerFLAT™ 5x6 tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape



**577** 

Revision history STL220N6F7

# 5 Revision history

**Table 9: Document revision history** 

Date	Revision	Changes
13-Jun-2014	1	First release.
22-Sep-2014	2	Updated title, features and description in cover page.  Updated Table 2: "Absolute maximum ratings", Table 4: "On /off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source-drain diode".  Added Section 3: "Electrical characteristics (curves)".
14-Jan-2015	3	Document status promoted from preminary to production data.
02-May-2017 4		Modified title and features table on cover page.  Modified Table 2: "Absolute maximum ratings", Table 4: "On /off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source-drain diode".  Modified Section 2.1: "Electrical characteristics (curves)".  Minor text changes.

### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

