

## Absolute Maximum Rating

Rating	Symbol	Value	Units
Peak Pulse Power (tp = $8/20\mu s$ )	P <sub>pk</sub> 200		Watts
Peak Pulse Current (tp = 8/20µs)	I <sub>PP</sub>	14	A
Peak Forward Voltage (I <sub>F</sub> = 1A, tp=8/20µs)	V <sub>FP</sub>	1.5	V
Lead Soldering Temperature	TL	T <sub>L</sub> 260 (10 sec.) °C	
Operating Temperature	T,	-55 to +125 °C	
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C


### Electrical Characteristics

SR2.8						
Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Reverse Stand-Off Voltage	V <sub>RWM</sub>				2.8	V
Punch-Through Voltage	V <sub>PT</sub>	Ι <sub>ΡΤ</sub> = 2μΑ	3.0			V
Snap-Back Voltage	V <sub>SB</sub>	I <sub>sb</sub> = 50mA	2.8			V
Reverse Leakage Current	I <sub>R</sub>	V <sub>RWM</sub> = 2.8V, T=25°C			1	μA
Clamping Voltage	V <sub>c</sub>	I <sub>pp</sub> = 1A, tp = 8/20μs			5.0	V
Clamping Voltage	V <sub>c</sub>	I <sub>pp</sub> = 5A, tp = 8/20μs			8.5	V
Junction Capacitance	C <sub>j</sub>	Between I/O pins and Ground V <sub>R</sub> = OV, f = 1MHz		6	10	pF
		Between I/O pins V <sub>R</sub> = OV, f = 1MHz		3		pF




#### **Typical Characteristics**


#### Non-Repetitive Peak Pulse Power vs. Pulse Time








Forward Voltage vs. Forward Current






% of Rated Power or PP

Ambient Temperature - T<sub>A</sub> (°C)

**Clamping Voltage vs. Peak Pulse Current** 





#### Applications Information

#### Device Connection Options for Protection of Two High-Speed Data Lines

The SR2.8 TVS is designed to protect two data lines from transient over-voltages by clamping them to a fixed reference. When the voltage on the protected line exceeds the reference voltage (plus diode  $V_p$ ) the steering diodes are forward biased, conducting the transient current away from the sensitive circuitry. Data lines are connected at pins 2 and 3. The negative reference (REF1) is connected at pin 1. This pin should be connected directly to a ground plane on the board for best results. The path length is kept as short as possible to minimize parasitic inductance. The positive reference (REF2) is connected at pin 4. The options for connecting the positive reference are as follows:

Note that pins 4 is connected internally to the cathode of the low voltage TVS. It is not recommended that this pin be directly connected to a DC source greater than the snap-back voltage  $(V_{SB})$  as the device can latch on as described below.


#### **EPD TVS Characteristics**

These devices are constructed using Semtech's proprietary EPD technology. By utilizing the EPD technology, the SR2.8 can effectively operate at 2.8V while maintaining excellent electrical characteristics.

The EPD TVS employs a complex nppn structure in contrast to the pn structure normally found in traditional silicon-avalanche TVS diodes. Since the EPD TVS devices use a 4-layer structure, they exhibit a slightly different IV characteristic curve when compared to conventional devices. During normal operation, the device represents a high-impedance to the circuit up to the device working voltage ( $V_{\text{RWM}}$ ). During an ESD event, the device will begin to conduct and will enter a low impedance state when the punch through voltage  $(V_{\rm PT})$  is exceeded. Unlike a conventional device, the low voltage TVS will exhibit a slight negative resistance characteristic as it conducts current. This characteristic aids in lowering the clamping voltage of the device, but must be considered in applications where DC voltages are present.

When the TVS is conducting current, it will exhibit a slight "snap-back" or negative resistance

# Data Line Protection Using Internal TVS Diode as Reference





characteristics due to its structure. This point is defined on the curve by the snap-back voltage ( $V_{SB}$ ) and snap-back current ( $I_{SB}$ ). To return to a non-conducting state, the current through the device must fall below the  $I_{SB}$  (approximately <50mA) and the voltage must fall below the  $V_{SB}$  (normally 2.8 volts for a 3.3V device). If a 3.3V TVS is connected to 3.3V DC source, it will never fall below the snap-back voltage of 2.8V and will therefore stay in a conducting state.



#### Applications Information (continued)

#### Board Layout Considerations for ESD Protection

Board layout plays an important role in the suppression of extremely fast rise-time ESD transients. Recall that the voltage developed across an inductive load is proportional to the time rate of change of current through the load (V = L di/dt). The total clamping voltage seen by the protected load will be the sum of the TVS clamping voltage and the voltage due to the parasitic inductance ( $V_{C(TOT)} = V_c + L di/dt$ ). **Parasitic inductance in the protection path can result in significant voltage overshoot, reducing the effectiveness of the suppression circuit.** An ESD induced transient for example reaches a peak in approximately 1ns. For a 30A pulse (per IEC 61000-4-2 Level 4), 1nH of series inductance will increase the effective clamping voltage by 30V

 $(V = 1x10^{.9} (30/1x10^{.9}))$ . For maximum effectiveness, the following board layout guidelines are recommended:


- Minimize the path length between the SR3.3 and the protected line.
- Place the SR2.8 near the connector to restrict transient coupling in nearby traces.
- Minimize the path length (inductance) between the RJ45 connector and the SR2.8.

#### **Matte Tin Lead Finish**

Matte tin has become the industry standard lead-free replacement for SnPb lead finishes. A matte tin finish is composed of 100% tin solder with large grains. Since the solder volume on the leads is small compared to the solder paste volume that is placed on the land pattern of the PCB, the reflow profile will be determined by the requirements of the solder paste. Therefore, these devices are compatible with both lead-free and SnPb assembly techniques. In addition, unlike other lead-free compositions, matte tin does not have any added alloys that can cause degradation of the solder joint.




Outline Drawing - SOT-143



- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
- 2. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-
- DIMENSIONS "E1" AND "D" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 4. REFERENCE JEDEC STD TO-253, VARIATION D.

## Land Pattern - SOT-143





## Marking Codes

Part Number	Marking Code	
SR2.8	R2.8	

# Ordering Information

Part Number	Lead Finish	Qty per Reel	Reel Size
SR2.8.TC	SnPb	3,000	7 Inch
SR2.8.TCT	Pb Free	3,000	7 Inch

# Contact Information for Semtech International AG

1			
Taiwan Branch	Tel: 886-2-2748-3380 Fax: 886-2-2748-3390	Semtech Switzerland GmbH Japan Branch	Tel: 81-3-6408-0950 Fax: 81-3-6408-0951
Korea Branch	Tel: 82-2-527-4377 Fax: 82-2-527-4376	Semtech Limited (U.K.)	Tel: 44-1794-527-600 Fax: 44-1794-527-601
Shanghai Office	Tel: 86-21-6391-0830 Fax: 86-21-6391-0831	Semtech France SARL	Tel: 33-(0)169-28-22-00 Fax: 33-(0)169-28-12-98
Semtech International AG is a Semtech Corporation, which	a wholly-owned subsidiary of has its headquarters in the U.S.A.	Semtech Germany GmbH	Tel: 49-(0)8161-140-123 Fax: 49-(0)8161-140-124