# **Table of Contents**

1	Ord	ering par	ts3
	1.1	Determ	ining valid orderable parts
2	Part	identific	eation
	2.1	Descrip	otion3
	2.2	Format	3
	2.3	Fields	3
	2.4	Examp	le4
3	Rati	ngs	4
	3.1	Therma	al handling ratings4
	3.2	Moistu	re handling ratings
	3.3	ESD ha	andling ratings5
	3.4	Voltage	e and current operating ratings5
4	Gen	eral	6
	4.1	Nonsw	itching electrical specifications
		4.1.1	DC characteristics
		4.1.2	Supply current characteristics
		4.1.3	EMC performance14
	4.2	Switchi	ing specifications
		4.2.1	Control timing

		4.2.2	r i w module uning	13
	4.3	Therma	al specifications	16
		4.3.1	Thermal characteristics	16
5	Peri	pheral of	perating requirements and behaviors	17
	5.1	Core m	odules	17
		5.1.1	SWD electricals	18
	5.2	Externa	al oscillator (OSC) and ICS characteristics	19
	5.3	NVM s	pecifications	21
	5.4	Analog		22
		5.4.1	ADC characteristics	22
		5.4.2	Analog comparator (ACMP) electricals	24
	5.5	Commu	unication interfaces	25
		5.5.1	SPI switching specifications	25
6	Dim	ensions.		28
	6.1	Obtaini	ng package dimensions	28
7	Pinc	out		28
	7.1	Signal 1	multiplexing and pin assignments	28
Q	Rev	icion Hic	etory	20

### Ordering parts

#### 1.1 **Determining valid orderable parts**

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to nxp.com and perform a part number search for the following device numbers: KEAZN8.

#### Part identification

#### 2.1 **Description**

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 2.2 **Format**

Part numbers for this device have the following format:

Q B KEA A C FFF M T PP N

#### **Fields** 2.3

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul><li>S = Automotive qualified</li><li>P = Prequalification</li></ul>
В	Memory type	• 9 = Flash
KEA	Kinetis Auto family	• KEA
А	Key attribute	<ul> <li>Z = M0+ core</li> <li>F = M4 W/ DSP &amp; FPU</li> <li>C= M4 W/ AP + FPU</li> </ul>
С	CAN availability	N = CAN not available (Blank) = CAN available

Table continues on the next page...

KEA8 Sub-Family Data Sheet, Rev. 5, 10/2019

**NXP Semiconductors** 3

Downloaded from Arrow.com.

#### Ratings

Field	Description	Values
FFF	Program flash memory size	• 8 = 8 KB
М	Maskset revision	<ul> <li>A = 1<sup>st</sup> Fab version</li> <li>B = Revision after 1<sup>st</sup> version</li> </ul>
Т	Temperature range (°C)	<ul> <li>C = -40 to 85</li> <li>V= -40 to 105</li> <li>M = -40 to 125</li> </ul>
PP	Package identifier	<ul> <li>TG = 16 TSSOP (4.5 mm x 5 mm)</li> <li>FK = 24 QFN (4 mm x 4 mm)</li> </ul>
N	Packaging type	R = Tape and reel Blank) = Trays

## 2.4 Example

This is an example part number:

S9KEAZN8AMFK

# 3 Ratings

### 3.1 Thermal handling ratings

Symbol	mbol Description		Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free		260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

# 3.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 3.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of °C	-90	+95	mA	3

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test. The test produced the following results:
  - Test was performed at 125 °C case temperature (Class II).
  - I/O pins pass +95/-90 mA I-test with I<sub>DD</sub> current limit at 200 mA (V<sub>DD</sub> collapsed during positive injection).
  - I/O pins pass +30/-90 mA I-test with I<sub>DD</sub> current limit at 1000 mA for V<sub>DD</sub>.
  - Supply groups pass 1.5 V<sub>ccmax</sub>.
  - RESET\_B pin was only tested with negative I-test due to product conditioning requirement.

## 3.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

Table 1. Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	6.0	V
I <sub>DD</sub>	Maximum current into V <sub>DD</sub>	_	120	mA
V <sub>IN</sub>	V <sub>IN</sub> Input voltage except true open drain pins		$V_{DD} + 0.3^{1}$	V
	Input voltage of true open drain pins	-0.3	6	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	<del>-</del> 25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

1. Maximum rating of V<sub>DD</sub> also applies to V<sub>IN</sub>.

## 4 General

# 4.1 Nonswitching electrical specifications

#### 4.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 2. DC characteristics

Symbol		Descriptions			Typical <sup>1</sup>	Max	Unit
_	(	Operating voltage	_	2.7	_	5.5	V
T <sub>ramp</sub> <sup>2</sup>	МС	CU supply ramp rate	85°C	_	_	85	V/ms
			105°C	_	_	70	
			125°C	_	_	60	
V <sub>OH</sub>	Output	All I/O pins, except PTA2	5 V, I <sub>load</sub> = -5 mA	V <sub>DD</sub> – 0.8	_	_	V
	high voltage	and PTA3, standard-drive strength	3 V, $I_{load} = -2.5 \text{ mA}$	$V_{DD} - 0.8$	_	_	V
		High current drive pins,	5 V, I <sub>load</sub> = -20 mA	V <sub>DD</sub> – 0.8	_	_	V
		high-drive strength <sup>3</sup>	3 V, $I_{load} = -10 \text{ mA}$	V <sub>DD</sub> – 0.8	_	_	V
I <sub>OHT</sub>	Output	Max total I <sub>OH</sub> for all ports	5 V	_	_	-100	mA
	high current		3 V	_	_	-60	
V <sub>OL</sub>	Output	All I/O pins, standard-drive	5 V, I <sub>load</sub> = 5 mA	_	_	0.8	V
	voltage High current drive pi	strength	3 V, I <sub>load</sub> = 2.5 mA	_	_	0.8	V
		High current drive pins,	5 V, I <sub>load</sub> =20 mA	_	_	0.8	V
		high-drive strength <sup>3</sup>	3 V, $I_{load} = 10 \text{ mA}$		_	0.8	V
I <sub>OLT</sub>	Output	Max total I <sub>OL</sub> for all ports	5 V		_	100	mA
	low current		3 V	1	_	60	
$V_{IH}$	Input high	All digital inputs	4.5≤V <sub>DD</sub> <5.5 V	$0.65 \times V_{DD}$	_	1	V
	voltage		2.7≤V <sub>DD</sub> <4.5 V	$0.70 \times V_{DD}$	_	1	
$V_{IL}$	Input low voltage	All digital inputs	4.5≤V <sub>DD</sub> <5.5 V	_	_	$0.35 \times V_{DD}$	V
			2.7≤V <sub>DD</sub> <4.5 V	_	_	0.30 × V <sub>DD</sub>	
$V_{hys}$	Input hysteresis	All digital inputs	_	$0.06 \times V_{DD}$	_	_	mV
I <sub>In</sub>	Input leakage current	Per pin (pins in high impedance input mode)	$V_{IN} = V_{DD}$ or $V_{SS}$	_	0.1	1	μА

Table 2. DC characteristics (continued)

Symbol		Descriptions		Min	Typical <sup>1</sup>	Max	Unit
II <sub>INTOT</sub> I	Total leakage combined for all port pins	Pins in high impedance input mode	$V_{IN} = V_{DD}$ or $V_{SS}$	_		2	μА
R <sub>PU</sub>	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0		50.0	kΩ
R <sub>PU</sub> <sup>4</sup>	Pullup resistors	PTA2 and PTA3 pins	_	30.0	_	60.0	kΩ
I <sub>IC</sub>	DC	Single pin limit	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-2	_	2	mA
	injection current <sup>5,</sup> 6, 7	Total MCU limit, includes sum of all stressed pins		-5	_	25	
C <sub>In</sub>	Input capacitance, all pins		_	_	_	7	pF
V <sub>RAM</sub>	RA	M retention voltage	_	2.0	_	_	V

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. Limit applies to both maximum absolute maximum ramp rate and typical operating conditions.
- 3. Only PTB5, PTC1 and PTC5 support high current output.
- 4. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>. PTA2 and PTA3 are true
  open drain I/O pins that are internally clamped to V<sub>SS</sub>.
- 6. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger value.
- 7. Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If the positive injection current ( $V_{In} > V_{DD}$ ) is higher than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure that external  $V_{DD}$  load will shunt current higher than maximum injection current when the MCU is not consuming power, such as when no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Table 3. LVD and POR specification

Symbol	Description		Min	Тур	Max	Unit
V <sub>POR</sub>	POR re-ar	m voltage <sup>1</sup>	1.5	1.75	2.0	V
V <sub>LVDH</sub>	threshold—high	oltage detect range (LVDV =	4.2	4.3	4.4	V
V <sub>LVW1H</sub>	Falling low- voltage warning	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V <sub>LVW2H</sub>	threshold— high range	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V <sub>LVW3H</sub>		Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V <sub>LVW4H</sub>		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V <sub>HYSH</sub>	High range low- warning h		_	100	_	mV

#### Nonswitching electrical specifications

Table 3. LVD and POR specification (continued)

Symbol	Descr	Description		Тур	Max	Unit
$V_{LVDL}$	Falling low-venthreshold—low ra	oltage detect ange (LVDV = 0)	2.56	2.61	2.66	V
$V_{LVW1L}$	Falling low- voltage warning	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V <sub>LVW2L</sub>	threshold—low range	Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V <sub>LVW3L</sub>		Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
$V_{LVW4L}$		Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
V <sub>HYSDL</sub>	Low range low-voltage detect hysteresis  Low range low-voltage warning hysteresis		_	40	_	mV
V <sub>HYSWL</sub>			_	80	_	mV
$V_{BG}$	Buffered band	dgap output <sup>3</sup>	1.14	1.16	1.18	V

- 1. Maximum is highest voltage that POR is guaranteed.
- 2. Rising thresholds are falling threshold + hysteresis.
- 3. voltage Factory trimmed at  $V_{DD} = 5.0 \text{ V}$ , Temp = 125 °C




Figure 1. Typical  $V_{DD}$ - $V_{OH}$  Vs.  $I_{OH}$  (standard drive strength) ( $V_{DD}$  = 5 V)




Figure 2. Typical  $V_{DD}$ - $V_{OH}$  Vs.  $I_{OH}$  (standard drive strength) ( $V_{DD}$  = 3 V)




Figure 3. Typical  $V_{DD}$ - $V_{OH}$  Vs.  $I_{OH}$  (high drive strength) ( $V_{DD}$  = 5 V)

#### Nonswitching electrical specifications




Figure 4. Typical  $V_{DD}$ - $V_{OH}$  Vs.  $I_{OH}$  (high drive strength) ( $V_{DD}$  = 3 V)




Figure 5. Typical  $V_{OL}$  Vs.  $I_{OL}$  (standard drive strength) ( $V_{DD} = 5 \text{ V}$ )

**NXP Semiconductors** 




Figure 6. Typical  $V_{OL}$  Vs.  $I_{OL}$  (standard drive strength) ( $V_{DD} = 3 \text{ V}$ )




Figure 7. Typical  $V_{OL}$  Vs.  $I_{OL}$  (high drive strength) ( $V_{DD} = 5$  V)

#### Nonswitching electrical specifications




Figure 8. Typical  $V_{OL}$  Vs.  $I_{OL}$  (high drive strength) ( $V_{DD} = 3 \text{ V}$ )

#### 4.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

**Parameter** Symbol Core/Bus  $V_{DD}(V)$ Typical<sup>1</sup> Max<sup>2</sup> Unit Temp Freq Run supply current FEI 48/24 MHz 5 10.1 -40 to 125 °C  $RI_{DD}$ mΑ mode, all modules clocks 24/24 MHz 7.1 enabled; run from flash 12/12 MHz 4.4 1/1 MHz 2.1 48/24 MHz 3 9.9 24/24 MHz 6.9 12/12 MHz 4.2 1/1 MHz 1.9 48/24 MHz -40 to 125 °C Run supply current FEI  $RI_{DD}$ 5 7.4 mA mode, all modules clocks 24/24 MHz 5.2 disabled and gated; run from 12/12 MHz 3.5 flash 1/1 MHz 2

Table 4. Supply current characteristics

Table 4. Supply current characteristics (continued)

Parameter	Symbol	Core/Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit	Temp
		48/24 MHz	3	7.2	_		
		24/24 MHz		5	_		
		12/12 MHz		3.3	_		
		1/1 MHz		1.8	_		
Run supply current FBE	RI <sub>DD</sub>	48/24 MHz	5	13.2	_	mA	-40 to 125 °C
mode, all modules clocks enabled; run from RAM		24/24 MHz		9.1	10.8		
enabled, full from halvi		12/12 MHz		5.1	_		
		1/1 MHz		1.8	_		
		48/24 MHz	3	13	_		
		24/24 MHz		9	10.7		
		12/12 MHz		5	_		
		1/1 MHz		1.7	_		
Run supply current FBE	RI <sub>DD</sub>	48/24 MHz	5	10.6	_	mA	-40 to 125 °C
mode, all modules clocks disabled and gated; run from		24/24 MHz		7.6	9.2		
RAM		12/12 MHz		4.3	_		
		1/1 MHz		1.7	_		
		48/24 MHz	3	10.5	_		
		24/24 MHz		7.5	9.1		
		12/12 MHz		4.2	_		
		1/1 MHz		1.6	_		
Wait mode current FEI	WI <sub>DD</sub>	48/24 MHz	5	7.2	_	mA	-40 to 125 °C
mode, all modules clocks enabled		24/24 MHz		6.3	7.4		
enabled		12/12 MHz		3.6	_		
		1/1 MHz		1.9	_		
		48/24 MHz	3	7.1	_		
		24/24 MHz		6.2	7.3		
		12/12 MHz		3.5	_		
		1/1 MHz		1.8	_		
Stop mode supply current no	SI <sub>DD</sub>	_	5	2	110	μA	-40 to 125 °C
clocks active (except 1 kHz LPO clock) <sup>3, 4</sup>		_	3	1.9	105		-40 to 125 °C
ADC adder to Stop		_	5	86		μΑ	-40 to 125 °C
ADLPC = 1			3	82	_		
ADLSMP = 1							
ADCO = 1							
MODE = 10B							
ADICLK = 11B							
LVD adder to Stop <sup>5</sup>	_	_	5	130	_	μA	-40 to 125 °C
			3	125	_	1	

#### Switching specifications

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. The Max current is observed at high temperature of 125 °C.
- 3. RTC adder cause <1 μA I<sub>DD</sub> increase typically, RTC clock source is 1 kHz LPO clock.
- 4. ACMP adder cause <1  $\mu$ A I<sub>DD</sub> increase typically.
- 5. LVD is periodically woken up from Stop by 5% duty cycle. The period is equal to or less than 2 ms.

#### 4.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following NXP applications notes, available on **nxp.com** for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

### 4.2 Switching specifications

#### 4.2.1 Control timing

Table 5. Control timing

Num	Rating	ı	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	System and core clock		f <sub>Sys</sub>	DC	_	48	MHz
2	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )		f <sub>Bus</sub>	DC	_	24	MHz
3	Internal low power oscillator	requency	f <sub>LPO</sub>	0.67	1.0	1.25	KHz
4	External reset pulse width <sup>2</sup>		t <sub>extrst</sub>	1.5 ×	_	_	ns
				t <sub>cyc</sub>			
5	Reset low drive		t <sub>rstdrv</sub>	$34 \times t_{cyc}$	_	_	ns
6	IRQ pulse width	Asynchronous path <sup>2</sup>	t <sub>ILIH</sub>	100	_	_	ns
		Synchronous path <sup>3</sup>	t <sub>IHIL</sub>	$1.5 \times t_{cyc}$	_	_	ns
7	Keyboard interrupt pulse		t <sub>ILIH</sub>	100	_	_	ns
	width	Synchronous path	t <sub>IHIL</sub>	$1.5 \times t_{cyc}$	_	_	ns

Table 5.	Control	timing	(continued)
----------	---------	--------	-------------

Num	Rating		Symbol	Min	Typical <sup>1</sup>	Max	Unit
8	Port rise and fall time -	_	t <sub>Rise</sub>	_	10.2	_	ns
	Normal drive strength (load = 50 pF) <sup>4</sup>		t <sub>Fall</sub>	_	9.5	_	ns
	Port rise and fall time - high	_	t <sub>Rise</sub>	_	5.4	_	ns
	drive strength (load = 50 pF) <sup>4</sup>		t <sub>Fall</sub>	_	4.6	_	ns

- 1. Typical values are based on characterization data at  $V_{DD} = 5.0 \text{ V}$ , 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a RESET pin request.
- 3. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 4. Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range -40 °C to 125 °C.




Figure 10. KBIPx timing

#### 4.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter.

Table 6. FTM input timing

Function	Symbol	Min	Max	Unit
Timer clock frequency	f <sub>Timer</sub>	f <sub>Bus</sub>	f <sub>Sys</sub>	Hz
External clock frequency	f <sub>TCLK</sub>	0	f <sub>Timer</sub> /4	Hz
External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>
External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>




Figure 11. Timer external clock




Figure 12. Timer input capture pulse

### 4.3 Thermal specifications

#### 4.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

**Board type Symbol** Description **24 QFN** 16 TSSOP Unit **Notes** Single-layer (1S) 110 130 °C/W 1, 2  $R_{\theta,JA}$ Thermal resistance, junction to ambient (natural convection) °C/W Four-layer (2s2p)  $R_{\theta JA}$ 42 87 1, 3 Thermal resistance, junction to ambient (natural convection) °C/W Single-layer (1S)  $R_{\theta JMA}$ 109 1, 3 Thermal resistance, junction to 92 ambient (200 ft./min. air speed) Thermal resistance, junction to Four-layer (2s2p)  $R_{\theta JMA}$ 36 80 °C/W 1, 3 ambient (200 ft./min. air speed) °C/W  $R_{\theta JB}$ Thermal resistance, junction to 18 48 4 board  $R_{\theta JC}$ Thermal resistance, junction to case 3.7 33 °C/W 5

Table 7. Thermal attributes

Table 7. Thermal attributes (continued)

Board type	Symbol	Description	24 QFN	16 TSSOP	Unit	Notes
_		Thermal characterization parameter, junction to package top outside center (natural convection)	10	10	°C/W	6

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature (T<sub>I</sub>) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA})$$

Where:

 $T_A = Ambient temperature, °C$ 

 $\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$$P_D = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$ , Watts - chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins - user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_I$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273 \, ^{\circ}C)$$

Solving the equations above for K gives:

$$K = P_D \times (T_A + 273 \text{ }^{\circ}C) + \theta_{JA} \times (P_D)^2$$

where K is a constant pertaining to the particular part. K can be determined by measuring  $P_D$  (at equilibrium) for an known  $T_A$ . Using this value of K, the values of  $P_D$  and  $P_D$  and the obtained by solving the above equations iteratively for any value of  $P_D$ .

# 5 Peripheral operating requirements and behaviors

KEA8 Sub-Family Data Sheet, Rev. 5, 10/2019

# 5.1 Core modules

#### 5.1.1 SWD electricals

Table 8. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	5.5	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	24	MHz
J2	SWD_CLK cycle period	1/J1	_	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	3	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	35	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 13. Serial wire clock input timing




Figure 14. Serial wire data timing

# 5.2 External oscillator (OSC) and ICS characteristics

Table 9. OSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	(	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	Crystal or	Low range (RANGE = 0)	f <sub>lo</sub>	31.25	32.768	39.0625	kHz
	resonator frequency	High range (RANGE = 1)	f <sub>hi</sub>	4	_	24	MHz
2	Le	oad capacitors	C1, C2		See Note <sup>2</sup>		
3	Feedback resistor	Low Frequency, Low-Power Mode <sup>3</sup>	R <sub>F</sub>	_	_	_	ΜΩ
		Low Frequency, High-Gain Mode		_	10	_	ΜΩ
		High Frequency, Low-Power Mode		_	1	_	ΜΩ
		High Frequency, High-Gain Mode		_	1	_	ΜΩ
4	Series resistor -	Low-Power Mode <sup>3</sup>	R <sub>S</sub>	_	0	_	kΩ
	Low Frequency	High-Gain Mode		_	200	_	kΩ
5	Series resistor - High Frequency	Low-Power Mode <sup>3</sup>	R <sub>S</sub>		0	_	kΩ
	Series resistor -	4 MHz		_	0	_	kΩ
	High Frequency, High-Gain Mode	8 MHz		_	0	_	kΩ

Table continues on the next page...

KEA8 Sub-Family Data Sheet, Rev. 5, 10/2019

Peripheral operating requirements and behaviors

Table 9. OSC and ICS specifications (temperature range = -40 to 125 °C ambient) (continued)

Num	C	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
		16 MHz		_	0	_	kΩ
6	Crystal start-up	Low range, low power	t <sub>CSTL</sub>	_	1000	_	ms
	time low range = 32.768 kHz	Low range, high gain		_	800	_	ms
	crystal; High	High range, low power	t <sub>CSTH</sub>	_	3	_	ms
	range = 20 MHz crystal <sup>4,5</sup>	High range, high gain		_	1.5	_	ms
7	Internal r	eference start-up time	t <sub>IRST</sub>	_	20	50	μs
8	Internal reference	ce clock (IRC) frequency trim range	f <sub>int_t</sub>	31.25	_	39.0625	kHz
9	Internal reference clock frequency, factory trimmed	T = 125 °C, V <sub>DD</sub> = 5 V	f <sub>int_ft</sub>	_	37.5	_	kHz
10	DCO output frequency range	FLL reference = fint_t, flo, or fhi/RDIV	f <sub>dco</sub>	40	_	50	MHz
11	Factory trimmed internal oscillator accuracy	T = 125 °C, V <sub>DD</sub> = 5 V	$\Delta f_{int\_ft}$	-0.8	_	0.8	%
12	Deviation of IRC over temperature when trimmed at T = 25 °C, V <sub>DD</sub> = 5 V	Over temperature range from -40 °C to 125°C	$\Delta f_{int\_t}$	-1	_	0.8	%
13	Frequency accuracy of DCO output using factory trim value	Over temperature range from -40 °C to 125°C	$\Delta f_{dco_ft}$	-2.3	_	0.8	%
14	FLL :	acquisition time <sup>4,6</sup>	t <sub>Acquire</sub>	_	_	2	ms
15		f DCO output clock (averaged or 2 ms interval) <sup>7</sup>	$C_{Jitter}$	_	0.02	0.2	%f <sub>dco</sub>

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0
- 4. This parameter is characterized and not tested on each device.
- 5. Proper PC board layout procedures must be followed to achieve specifications.
- 6. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 15. Typical crystal or resonator circuit

# 5.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash memories.

Table 10. Flash characteristics

Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
Supply voltage for program/erase –40 °C to 125 °C	V <sub>prog/erase</sub>	2.7	_	5.5	V
Supply voltage for read operation	V <sub>Read</sub>	2.7	_	5.5	V
NVM Bus frequency	f <sub>NVMBUS</sub>	1	_	24	MHz
NVM Operating frequency	f <sub>NVMOP</sub>	0.8	1	1.05	MHz
Erase Verify All Blocks	t <sub>VFYALL</sub>	_	_	2605	t <sub>cyc</sub>
Erase Verify Flash Block	t <sub>RD1BLK</sub>	_	_	2579	t <sub>cyc</sub>
Erase Verify Flash Section	t <sub>RD1SEC</sub>	_	_	485	t <sub>cyc</sub>
Read Once	t <sub>RDONCE</sub>	_	_	464	t <sub>cyc</sub>
Program Flash (2 word)	t <sub>PGM2</sub>	0.12	0.13	0.31	ms
Program Flash (4 word)	t <sub>PGM4</sub>	0.21	0.21	0.49	ms
Program Once	t <sub>PGMONCE</sub>	0.20	0.21	0.21	ms
Erase All Blocks	t <sub>ERSALL</sub>	95.42	100.18	100.30	ms
Erase Flash Block	t <sub>ERSBLK</sub>	95.42	100.18	100.30	ms
Erase Flash Sector	t <sub>ERSPG</sub>	19.10	20.05	20.09	ms
Unsecure Flash	t <sub>UNSECU</sub>	95.42	100.19	100.31	ms
Verify Backdoor Access Key	t <sub>VFYKEY</sub>	_	_	482	t <sub>cyc</sub>
Set User Margin Level	t <sub>MLOADU</sub>	_	_	415	t <sub>cyc</sub>
FLASH Program/erase endurance T <sub>L</sub> to T <sub>H</sub> = -40 °C to 125 °C	n <sub>FLPE</sub>	10 k	100 k	_	Cycles

Table continues on the next page...

KEA8 Sub-Family Data Sheet, Rev. 5, 10/2019

**NXP Semiconductors** 

#### Peripheral operating requirements and behaviors

Table 10. Flash characteristics (continued)

Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
Data retention at an average junction temperature of T <sub>Javg</sub> = 85°C after up to 10,000 program/erase cycles	t <sub>D_ret</sub>	15	100	_	years

- 1. Minimum times are based on maximum  $f_{NVMOP}$  and maximum  $f_{NVMBUS}$
- 2. Typical times are based on typical  $f_{\mbox{\scriptsize NVMOP}}$  and maximum  $f_{\mbox{\scriptsize NVMBUS}}$
- 3. Maximum times are based on typical  $f_{\text{NVMOP}}$  and typical  $f_{\text{NVMBUS}}$  plus aging
- 4.  $t_{cyc} = 1 / f_{NVMBUS}$

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

### 5.4 Analog

#### 5.4.1 ADC characteristics

Table 11. 5 V 12-bit ADC operating conditions

Characteri stic	Conditions	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply	Absolute	$V_{DDA}$	2.7	_	5.5	V	_
voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDA</sub> )	$\Delta V_{DDA}$	-100	0	+100	mV	_
Input voltage		V <sub>ADIN</sub>	$V_{REFL}$	_	V <sub>REFH</sub>	V	_
Input capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF	_
Input resistance		R <sub>ADIN</sub>	_	3	5	kΩ	_
Analog source	12-bit mode • f <sub>ADCK</sub> > 4 MHz	R <sub>AS</sub>	_	_	2	kΩ	External to MCU
resistance	• f <sub>ADCK</sub> < 4 MHz		_	_	5		
	<ul><li>10-bit mode</li><li>f<sub>ADCK</sub> &gt; 4 MHz</li></ul>		_	_	5		
	• f <sub>ADCK</sub> < 4 MHz		_	_	10		
	8-bit mode		_	_	10		
	(all valid f <sub>ADCK</sub> )						
ADC	High speed (ADLPC=0)	f <sub>ADCK</sub>	0.4	_	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)		0.4	_	4.0		

<sup>1.</sup> Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK} = 1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.




Figure 16. ADC input impedance equivalency diagram

Table 12. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Characteristic	Conditions	Symbol	Min	Typ <sup>1</sup>	Max	Unit
Supply current		I <sub>DDA</sub>	_	133	_	μΑ
ADLPC = 1						
ADLSMP = 1						
ADCO = 1						
Supply current		I <sub>DDA</sub>	_	218	_	μΑ
ADLPC = 1						
ADLSMP = 0						
ADCO = 1						
Supply current		I <sub>DDA</sub>	_	327	_	μΑ
ADLPC = 0						
ADLSMP = 1						
ADCO = 1						
Supply current		I <sub>DDA</sub>	_	582	990	μΑ
ADLPC = 0						
ADLSMP = 0						
ADCO = 1						
Supply current	Stop, reset, module off	I <sub>DDA</sub>	_	0.011	1	μΑ
ADC asynchronous clock source	High speed (ADLPC = 0)	f <sub>ADACK</sub>	2	3.3	5	MHz

#### Peripheral operating requirements and behaviors

Table 12. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Characteristic	Conditions	Symbol	Min	Typ <sup>1</sup>	Max	Unit
	Low power (ADLPC = 1)		1.25	2	3.3	
Conversion time (including sample time)	Short sample (ADLSMP = 0)	t <sub>ADC</sub>	_	20	_	ADCK cycles
	Long sample (ADLSMP = 1)		_	40	_	
Sample time	Short sample (ADLSMP = 0)	t <sub>ADS</sub>	_	3.5	_	ADCK cycles
	Long sample (ADLSMP = 1)		_	23.5	_	
Total unadjusted Error <sup>2</sup>	12-bit mode	E <sub>TUE</sub>	_	±3.0	_	LSB <sup>3</sup>
	10-bit mode		_	±1.0	±6.0	
	8-bit mode		_	±0.8	_	1
Differential Non-	12-bit mode	DNL	_	±1.2	_	LSB <sup>3</sup>
Liniarity	10-bit mode <sup>4</sup>		_	±0.3	±4.0	
	8-bit mode <sup>4</sup>		_	±0.15	_	
Integral Non-Linearity	12-bit mode	INL	_	±1.2	_	LSB <sup>3</sup>
	10-bit mode		_	±0.3	±5.0	
	8-bit mode		_	±0.15	_	
Zero-scale error <sup>5</sup>	12-bit mode	E <sub>zs</sub>	_	±1.2	_	LSB <sup>3</sup>
	10-bit mode		_	±0.15	±6.0	
	8-bit mode		_	±0.3	_	
Full-scale error <sup>6</sup>	12-bit mode	E <sub>FS</sub>	_	±1.8	_	LSB <sup>3</sup>
	10-bit mode		_	±0.7	±1.0	
	8-bit mode		_	±0.5	_	
Quantization error	≤12 bit modes	EQ	_	_	±0.5	LSB <sup>3</sup>
Input leakage error <sup>7</sup>	all modes	E <sub>IL</sub>		I <sub>In</sub> x R <sub>AS</sub>	•	mV
Temp sensor slope	-40 °C–25 °C	m	_	3.266	_	mV/°C
	25 °C–125 °C		_	3.638	_	
Temp sensor voltage	25 °C	V <sub>TEMP25</sub>	_	1.396	_	V

<sup>1.</sup> Typical values assume  $V_{DDA}$  = 5.0 V, Temp = 25 °C,  $f_{ADCK}$ =2.5 MHz under FBE mode and alternate clock source (ALTCLK) is selected as ADC clock.

<sup>2.</sup> Includes quantization

<sup>3. 1</sup> LSB =  $(\dot{V}_{REFH} - V_{REFL})/2^N$ 

<sup>4.</sup> Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes

<sup>5.</sup>  $V_{ADIN} = V_{SSA}$ 

<sup>6.</sup>  $V_{ADIN} = V_{DDA}$ 

<sup>7.</sup>  $I_{In}$  = leakage current (refer to DC characteristics)

### 5.4.2 Analog comparator (ACMP) electricals

Table 13. Comparator electrical specifications

Characteristic	Symbol	Min	Typical	Max	Unit
Supply voltage	$V_{DDA}$	2.7	_	5.5	V
Supply current (Operation mode)	I <sub>DDA</sub>	_	10	20	μA
Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> - 0.3	_	$V_{DDA}$	V
Analog input offset voltage	V <sub>AIO</sub>	_	_	40	mV
Analog comparator hysteresis (HYST=0)	V <sub>H</sub>	_	15	20	mV
Analog comparator hysteresis (HYST=1)	V <sub>H</sub>	_	20	30	mV
Supply current (Off mode)	I <sub>DDAOFF</sub>	_	60	_	nA
Propagation Delay	t <sub>D</sub>	_	0.4	1	μs

#### 5.5 Communication interfaces

### 5.5.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$ , unless noted, and 25 pF load on all SPI pins. All timing assumes slew rate control is disabled and high-drive strength is enabled for SPI output pins.

Table 14. SPI master mode timing

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	f <sub>Bus</sub> /2048	f <sub>Bus</sub> /2	Hz	f <sub>Bus</sub> is the bus clock
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>Bus</sub>	2048 x t <sub>Bus</sub>	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1/2	_	t <sub>SPSCK</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	1024 x t <sub>Bus</sub>	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	8	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	8	_	ns	_
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	_
9	t <sub>HO</sub>	Data hold time (outputs)	20	_	ns	_


Table continues on the next page...

KEA8 Sub-Family Data Sheet, Rev. 5, 10/2019

NXP Semiconductors 25


Table 14. SPI master mode timing (continued)

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
10	t <sub>RI</sub>	Rise time input	_	t <sub>Bus</sub> – 25	ns	_
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				



- 1. If configured as an output.
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 17. SPI master mode timing (CPHA=0)



- 1.If configured as output
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=1)

KEA8 Sub-Family Data Sheet, Rev. 5, 10/2019

Table 15. SPI slave mode timing

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	0	f <sub>Bus</sub> /4	Hz	f <sub>Bus</sub> is the bus clock as defined in Control timing.
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>Bus</sub>	_	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>Bus</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>Bus</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	15	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	25	_	ns	_
8	t <sub>a</sub>	Slave access time	_	t <sub>Bus</sub>	ns	Time to data active from high-impedance state
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>Bus</sub>	ns	Hold time to high- impedance state
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>Bus</sub> - 25	ns	_
	t <sub>Fl</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				




Figure 19. SPI slave mode timing (CPHA = 0)

#### **Dimensions**




Figure 20. SPI slave mode timing (CPHA=1)

#### 6 Dimensions

## 6.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to **nxp.com** and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
16-pin TSSOP	98ASH70247A
24-pin QFN	98ASA00474D

### 7 Pinout

## 7.1 Signal multiplexing and pin assignments

For the pin muxing details see section Signal Multiplexing and Signal Descriptions of KEA8 Reference Manual.

# **8 Revision History**

The following table provides a revision history for this document.

**Table 16. Revision History** 

Rev. No.	Date	Substantial Changes
Rev. 1	11 March 2014	Initial Release
Rev. 2	18 June 2014	<ul> <li>Parameter Classification section is removed.</li> <li>Classification column is removed from all the tables in the document.</li> <li>New section added - Supply current characteristics.</li> </ul>
Rev. 3	18 July 2014	<ul> <li>ESD handling ratings section is updated.</li> <li>Figures in DC characteristics section are updated.</li> <li>Specs updated in following tables: <ul> <li>Table 9.</li> <li>Table 12.</li> </ul> </li> </ul>
Rev. 4	03 Sept 2014	Data Sheet type changed to "Technical Data".
Rev. 5	21 October 2019	Added row T <sub>ramp</sub> in Table 2.

How to Reach Us:

Home Page:

nxp.com

Web Support: nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP. the NXP logo. NXP SECURE CONNECTIONS FOR A SMARTER WORLD. COOLFLUX. EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamlQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2014–2019 NXP B.V.

Document Number S9KEA8P44M48SF0 Revision 5, 10/2019



