

Liability disclaimer

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

Life support applications

Nordic Semiconductor's products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Nordic Semiconductor ASA customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nordic Semiconductor ASA for any damages resulting from such improper use or sale.

Contact details

For your nearest distributor, please visit www.nordicsemi.com.

Information regarding product updates, downloads, and technical support can be accessed through your My Page account on our home page.

Main office: Otto Nielsens veg 12

7052 Trondheim

Norway

Phone: +47 72 89 89 00 Fax: +47 72 89 89 89 Mailing address: Nordic Semiconductor

P.O. Box 2336 7004 Trondheim

Norway



RoHS and REACH statement

Nordic Semiconductor's products meet the requirements of Directive 2002/95/EC of the European Parliament and of the Council on the Restriction of Hazardous Substances (RoHS) and the requirements of the REACH regulation (EC 1907/2006) on Registration, Evaluation, Authorization and Restriction of Chemicals. The SVHC (Substances of Very High Concern) candidate list is continually being updated. Complete hazardous substance reports, material composition reports and latest version of Nordic's REACH statement can be found on our website www.nordicsemi.com.



Datasheet Status

Status	Description
Objective Product Specification (OPS)	This product specification contains target specifications for product development.
Preliminary Product Specification (PPS)	This product specification contains preliminary data; supplementary data may be published from Nordic Semiconductor ASA later.
Product Specification (PS)	This product specification contains final product specifications. Nordic Semiconductor ASA reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Revision History

Date	Version	Description
October 2014 3.1		Added documentation for the following versions of the chip: • nRF51822-QFAC AA0 • nRF51822-QFAC Ax0 • nRF51822-CDAB AA0 • nRF51822-CDAB Ax0 • nRF51822-CFAC AA0 • nRF51822-CFAC AX0 (The x in the build codes can be any number between 0 and 9.) Added content: • Section 2.2.2 "CDAB WLCSP ball assignment and functions" on page 13 • Section 9.4 "CFAC WLCSP package" on page 67 • Section 9.4 "CFAC WLCSP package" on page 69
		Updated content: • Feature list on the front page. • Section 2.2.3 "CEAA and CFAC WLCSP ball assignment and functions" on page 16 • Section 3.2.1 "Code organization" on page 21 • Section 3.2.2 "RAM organization" on page 21 • Section 3.3 "Memory Protection Unit (MPU)" on page 22 • Section 8.2 "Power management" on page 44 • Section 8.3 "Block resource requirements" on page 48 • Section 8.12 "Analog to Digital Converter (ADC) specifications" on page 60 • Section 10.6 "Code ranges and values" on page 73 • Section 10.7 "Product options" on page 75



Date	Version	Description		
Date August 2014	Version 3.0	Update to reflect the changes in build code: • nRF51822-QFAA Hx0 • nRF51822-QFAB Ex0 • nRF51822-QFAB Cx0 • nRF51822-QFAB Cx0 (The x in the build codes can be any number between 0 and 9.) If you are working with a previous revision of the chip, read version 2.x of the document. Added content: • Section 8.5.3 "Radio current consumption with DC/DC enabled" on page 50 • Section 11.1.1 "PCB layout example" on page 77 Updated content: • Feature list on the front page. • Section 3.1 "Block diagram" on page 10 • Section 3.1 "Block diagram" on page 21 • Section 3.2.1 "Block diagram" on page 21 • Section 3.2.2 "RAM organization" on page 21 • Section 3.2.2 "RAM organization" on page 21 • Section 3.3 "Memory Protection Unit (MPU)" on page 22 • Section 3.4 "Power management (POWER)" on page 23 • Section 3.6 "Clock management (CLOCK)" on page 27 • Section 3.6 "Clock management (CLOCK)" on page 30 • Section 4.2 "Timer/counters (TIMER)" on page 36 • Chapter 5 "Instance table" on page 36 • Chapter 5 "Instance table" on page 36 • Chapter 7 "Operating conditions" on page 38 • Section 8.1.2 "16 MHz crystal oscillator (132M XOSC)" on page 41 • Section 8.1.4 "16 MHz RC oscillator (16M RCOSC)" on page 42 • Section 8.1.4 "16 MHz RC oscillator (16M RCOSC)" on page 43 • Section 8.1.4 "16 MHz RC oscillator (32M RCOSC)" on page 43 • Section 8.1.4 "16 MHz RC oscillator (32M RCOSC)" on page 44 • Section 8.1.5 "32.768 kHz Synthesized oscillator (32k SYNT)" on page 43 • Section 8.1.5 "Block resource requirements" on page 44 • Section 8.3 "Block resource requirements" on page 48 • Section 8.5 "Radio timing parameters" on page 44 • Section 8.5 "Radio timing parameters" on page 47 • Section 8.7 "Universal Asynchronous Receiver/Transmitter (UART) specifications" on page 55 • Section 8.1.5 "Radio timing parameters" on page 61 • Section 8.1.5 "Temperature sensor (TEMP)" on page 61 • Section 8.1.5 "Temperature sensor (TEMP)" on page 61 • Section 8.1.5 "Temperature sensor (TEMP)" on page 61 • Section 8.2 "Lova		
		 Section 10.7.2 "Development tools" on page 75 Chapter 11 "Reference circuitry" on page 76 		



Date	Version	Description		
Date October 2013	Version 2.0	This version of the document will target the nRF51822 QFAA G0 revision of the chip. If you are working with a previous revision of the chip, read version 1.3 or earlier of the document. Updated the following sections: Key Feature list on the front page, Chapter 1 "Introduction" on page 9, Section 2.1 "Block diagram" on page 10, Section 2.2 "Pin assignments and functions" on page 11, Section 3.2 "Memory" on page 20, Section 3.5 "Programmable Peripheral Interconnect (PPI)" on page 26, Section 3.7 "GPIO" on page 30, Section 4.1 "2.4 GHz radio (RADIO)" on page 31, Section 4.2 "Timer/counters (TIMER)" on page 32, Section 4.3 "Real Time Counter (RTC)" on page 32, Section 4.10 "Serial Peripheral Interface (SPI/SPIS)" on page 34, Section 4.12 "Universal Asynchronous Receiver/Transmitter (UART)" on page 35, Section 4.14 "Analog to Digital Converter (ADC)" on page 35, Section 4.15 "GPIO Task Event blocks (GPIOTE)" on page 35, Chapter 5 "Instance table" on page 36,		
		Chapter 5 "Instance table" on page 36, Chapter 6 "Absolute maximum ratings" on page 37, Chapter 8 "Electrical specifications" on page 39, Section 8.1 "Clock sources" on page 39, Section 8.1.2 "16 MHz crystal oscillator (16M XOSC)" on page 40, Section 8.1.3 "32 MHz crystal oscillator (32M XOSC)" on page 41, Section 8.2 "Power management" on page 44, Section 8.3 "Block resource requirements" on page 48, Section 8.7 "Universal Asynchronous Receiver/Transmitter (UART) specifications" on		
		page 55, Section 8.9 "Serial Peripheral Interface (SPI) Master specifications" on page 57, Section 8.11 "GPIO Tasks and Events (GPIOTE) specifications" on page 59, Section 8.13 "Timer (TIMER) specifications" on page 61, Section 8.16 "Random Number Generator (RNG) specifications" on page 62, Section 8.17 "AES Electronic Codebook Mode Encryption (ECB) specifications" on page 62, Section 8.18 "AES CCM Mode Encryption (CCM) specifications" on page 62, Section 8.19 "Accelerated Address Resolver (AAR) specifications" on page 62, Section 8.21 "Quadrature Decoder (QDEC) specifications" on page 63, Section 11.1 "PCB guidelines" on page 76, Section 11.3 "QFAA QFN48 package" on page 79, and		
		Section 11.7 "CEAA WLCSP package" on page 103. Added the following sections: Section 3.3 "Memory Protection Unit (MPU)" on page 22, Section 4.5 "AES CCM Mode Encryption (CCM)" on page 33, Section 4.6 "Accelerated Address Resolver (AAR)" on page 33, Section 4.16 "Low Power Comparator (LPCOMP)" on page 35, Section 8.5.7 "Antenna matching network requirements" on page 54, Section 8.8 "Serial Peripheral Interface Slave (SPIS) specifications" on page 56, Section 8.18 "AES CCM Mode Encryption (CCM) specifications" on page 62, Section 8.19 "Accelerated Address Resolver (AAR) specifications" on page 62, and Section 8.24 "Low Power Comparator (LPCOMP) specifications" on page 65.		
May 2013	1.3	Updated schematics and BOMs in section 11.3 on page 61.		



Date	Version	Description
April 2013	1.2	Added chip variant nRF51822-CEAA. Updated feature list on front page. Updated Section 3.2.1 on page 15, Section 3.2.2 on page 15, Chapter 6 on page 28, Section 10.4 on page 52, and Section 10.5.1 on page 53. Added Section 2.2.2 on page 10, Section 7.1 on page 29, Section 9.2 on page 50, and Section 11.3 on page 61. Removed PCB layouts in Chapter 11 on page 54.
March 2013	1.1	Added chip variant nRF51822-QFAB. Added 32 MHz crystal oscillator feature. Updated feature list on front page. Moved subsection 'Calculating current when the DC/DC converter is enabled' from chapter 8 to the <i>nRF51 Series Reference Manual</i> . Updated Chapter 1 on page 6, Section 2.2 on page 8, Section 3.2 on page 12, Section 3.5 on page 16, Section 3.5.1 on page 17, Section 4.2 on page 21, Chapter 5 on page 24, Section 8.1 on page 27, Section 8.1.2 on page 28, Section 8.1.5 on page 30, Section 8.2 on page 32, Section 8.3 on page 34, Section 8.5.3 on page 36, Section 8.8 on page 40, Section 8.9 on page 41, Section 8.10 on page 42, Section 8.14 on page 43, Chapter 10 on page 47, Section 11.2 on page 51, Section 11.3 on page 54, and Section 11.4 on page 57. Added Section 3.5.4 on page 19, Section 8.1.3 on page 29, and Section 11.1 on page 50.
November 2012	1.0	Changed from PPS to PS. Updated the feature list on the front page. Updated Table 11 on page 25, Table 12 on page 26, Table 14 on page 28, Table 15 on page 28, Table 16 on page 29, Table 17 on page 29, Table 18 on page 30, Table 19 on page 31, Table 21 on page 32, Table 22 on page 32, Table 23 on page 33, Table 27 on page 36, Table 28 on page 37, Table 29 on page 37, Table 31 on page 38, Table 32 on page 38, Table 35 on page 39, Table 38 on page 40, Table 39 on page 40, Table 55 on page 47, Figure 9 on page 48, and Table 57 on page 50.



Table of contents

1	Introduction	9
1.1	Required reading	9
1.2	Writing conventions	9
2	Product overview	10
2.1	Block diagram	
2.2	Pin assignments and functions	
	5	
3	System blocks	
3.1	CPU	
3.2	Memory	
3.3	Memory Protection Unit (MPU)	
3.4	Power management (POWER)	
3.5	Programmable Peripheral Interconnect (PPI)	
3.6	Clock management (CLOCK)	
3.7	GPIO	
3.8	Debugger support	30
4	Peripheral blocks	31
4.1	2.4 GHz radio (RADIO)	31
4.2	Timer/counters (TIMER)	32
4.3	Real Time Counter (RTC)	32
4.4	AES Electronic Codebook Mode Encryption (ECB)	32
4.5	AES CCM Mode Encryption (CCM)	33
4.6	Accelerated Address Resolver (AAR)	33
4.7	Random Number Generator (RNG)	
4.8	Watchdog Timer (WDT)	33
4.9	Temperature sensor (TEMP)	
4.10	Serial Peripheral Interface (SPI/SPIS)	
4.11	Two-wire interface (TWI)	
4.12	Universal Asynchronous Receiver/Transmitter (UART)	
4.13	Quadrature Decoder (QDEC)	
4.14	Analog to Digital Converter (ADC)	
4.15	GPIO Task Event blocks (GPIOTE)	
4.16	Low Power Comparator (LPCOMP)	35
5	Instance table	36
6	Absolute maximum ratings	37
7	Operating conditions	38
7.1	WLCSP light sensitivity	
•	,	
8	Electrical specifications	
8.1	Clock sources	
8.2	Power management	
8.3	Block resource requirements	
8.4	CPU	
8.5	Radio transceiver	
8.6 8.7	Received Signal Strength Indicator (RSSI) specifications	
8.8	Serial Peripheral Interface Slave (SPIS) specifications	56



8.9	Serial Peripheral Interface (SPI) Master specifications	57
8.10	I2C compatible Two Wire Interface (TWI) specifications	
8.11	GPIO Tasks and Events (GPIOTE) specifications	59
8.12	Analog to Digital Converter (ADC) specifications	60
8.13	Timer (TIMER) specifications	
8.14	Real Time Counter (RTC)	61
8.15	Temperature sensor (TEMP)	61
8.16	Random Number Generator (RNG) specifications	
8.17	AES Electronic Codebook Mode Encryption (ECB) specifications	62
8.18	AES CCM Mode Encryption (CCM) specifications	62
8.19	Accelerated Address Resolver (AAR) specifications	62
8.20	Watchdog Timer (WDT) specifications	63
8.21	Quadrature Decoder (QDEC) specifications	63
8.22	Non-Volatile Memory Controller (NVMC) specifications	
8.23	General Purpose I/O (GPIO) specifications	
8.24	Low Power Comparator (LPCOMP) specifications	65
9	Mechanical specifications	66
9.1	QFN48 package	
9.2	CDAB WLCSP package	
9.3	CEAA WLCSP package	
9.4	CFAC WLCSP package	
10	Ordering information	70
10.1	Chip marking	
10.2	Inner box label	
10.3	Outer box label	
10.4	Order code	
10.5	Abbreviations	72
10.6	Code ranges and values	73
10.7	Product options	75
11	Reference circuitry	76
11.1	PCB guidelines	
11.2	Reference design schematics	
11.3	QFAA QFN48 package	79
11.4	QFAB QFN48 package	85
11.5	QFAC QFN48 package	
11.6	CDAB WLCSP package	
11.7	CEAA WLCSP package	103
11.8	CFAC WLCSP package	109
12	Glossam	115



1 Introduction

The nRF51822 is an ultra-low power 2.4 GHz wireless System on Chip (SoC) integrating the nRF51 series 2.4 GHz transceiver, a 32 bit ARM® Cortex™-M0 CPU, flash memory, and analog and digital peripherals. nRF51822 can support *Bluetooth*® low energy and a range of proprietary 2.4 GHz protocols, such as Gazell from Nordic Semiconductor.

Fully qualified *Bluetooth* low energy stacks for nRF51822 are implemented in the S100 series of SoftDevices. The S100 series of SoftDevices are available for free and can be downloaded and installed on nRF51822 independent of your own application code.

1.1 Required reading

The following documentation is available for download from www.nordicsemi.com:

- nRF51 Series Reference Manual
- nRF51822-PAN (Product Anomaly Notification)
- PCN-092 (nRF51822 Product Change Notification)

1.2 Writing conventions

This product specification follows a set of typographic rules to ensure that the document is consistent and easy to read. The following writing conventions are used:

- Command, event names, and bit state conditions, are written in Lucida Console.
- Pin names and pin signal conditions are written in Consolas.
- File names and User Interface components are written in **bold**.
- Internal cross references are italicized and written in semi-bold.
- Placeholders for parameters are written in italic regular text font. For example, a syntax description of Connect will be written as: Connect(TimeOut, AdvInterval).
- Fixed parameters are written in regular text font. For example, a syntax description of Connect will be written as: Connect(0x00F0, Interval).



2 Product overview

2.1 Block diagram




Figure 1 Block diagram



2.2 Pin assignments and functions

This section describes the pin assignment and the pin functions.

2.2.1 Pin assignment QFN48




Figure 2 Pin assignment - QFN48 packet

Note: VV = Variant code, HP = Build code, YYWWLL = Tracking code. For more information, see **Section 10.6 "Code ranges and values"** on page 73.



2.2.1.1 Pin functions QFN48

Pin	Pin name	Pin function	Description
1	VDD	Power	Power supply.
2	DCC	Power	DC/DC output voltage to external LC filter.
3	P0.30	Digital I/O	General purpose I/O pin.
4	P0.00 AREF0	Digital I/O Analog input	General purpose I/O pin. ADC/LPCOMP reference input 0.
5	P0.01 AIN2	Digital I/O Analog input	General purpose I/O pin. ADC/LPCOMP input 2.
6	P0.02 AIN3	Digital I/O Analog input	General purpose I/O pin. ADC/LPCOMP input 3.
7	P0.03 AIN4	Digital I/O Analog input	General purpose I/O pin. ADC/LPCOMP input 4.
8	P0.04 AIN5	Digital I/O Analog input	General purpose I/O pin. ADC/LPCOMP input 5.
9	P0.05 AIN6	Digital I/O Analog input	General purpose I/O pin. ADC/LPCOMP input 6.
10	P0.06 AIN7 AREF1	Digital I/O Analog input Analog input	General purpose I/O pin. ADC/LPCOMP input 7. ADC/LPCOMP reference input 1.
11	P0.07	Digital I/O	General purpose I/O pin.
12	VDD	Power	Power supply.
13	VSS	Power	Ground (0 V) ¹ .
14 to 22	P0.08 to P0.16	Digital I/O	General purpose I/O pin.
23	SWDIO/nRESET	Digital I/O	System reset (active low). Also hardware debug and flash programming I/O.
24	SWDCLK	Digital input	Hardware debug and flash programming I/O.
25 to 28	P0.17 to P0.20	Digital I/O	General purpose I/O pin.
29	DEC2	Power	Power supply decoupling.
30	VDD_PA	Power output	Power supply output (+1.6 V) for on-chip RF power amp.
31	ANT1	RF	Differential antenna connection (TX and RX).
32	ANT2	RF	Differential antenna connection (TX and RX).
33, 34	VSS	Power	Ground (0 V).
35, 36	AVDD	Power	Analog power supply (Radio).
37	XC1	Analog input	Connection for 16/32 MHz crystal or external 16 MHz clock reference.
38	XC2	Analog output	Connection for 16/32 MHz crystal.
39	DEC1	Power	Power supply decoupling.



Pin	Pin name	Pin function	Description
40 to 44	P0.21 to P0.25	Digital I/O	General purpose I/O pin.
45	P0.26 AIN0 XL2	Digital I/O Analog input Analog output	General purpose I/O pin. ADC/LPCOMP input 0. Connection for 32.768 kHz crystal.
46	P0.27 AIN1 XL1	Digital I/O Analog input Analog input	General purpose I/O pin. ADC/LPCOMP input 1. Connection for 32.768 kHz crystal or external 32.768 kHz clock reference.
47, 48	P0.28 and P0.29	Digital I/O	General purpose I/O pin.

^{1.} The exposed center pad of the QFN48 package must be connected to ground for proper device operation.

Table 1 Pin functions QFN48 packet

2.2.2 CDAB WLCSP ball assignment and functions




Figure 3 Ball assignment CDAB packet (top side view)



2.2.2.1 Ball functions CDAB

Ball	Name	Function	Description
A1	AVDD	Power	Analog power supply (Radio).
A2	XC1	Analog input	Crystal connection for 16/32 MHz crystal oscillator or external 16/32 MHz crystal reference.
А3	XC2	Analog output	Crystal connection for 16/32 MHz crystal.
A4	DEC1	Power	Power supply decoupling.
A5	P0.21	Digital I/O	General purpose I/O.
A6	P0.24	Digital I/O	General purpose I/O.
A7	P0.26 AIN0 XL2	Digital I/O Analog input Analog output	General purpose I/O. ADC input 0. Crystal connection for 32.768 kHz crystal oscillator.
A8	P0.27 AIN1 XL1	Digital I/O Analog input Analog input	General purpose I/O. ADC input 1. Crystal connection for 32.768 kHz crystal oscillator or external 32.768 kHz crystal reference.
B1	VSS	Power	Ground (0 V).
B4	VSS	Power	Ground (0 V).
B5	P0.22	Digital I/O	General purpose I/O.
B6	P0.23	Digital I/O	General purpose I/O.
В7	P0.28	Digital I/O	General purpose I/O.
B8	VDD	Power	Power supply.
В9	DCC	Power	DC/DC output voltage to external LC filter.
C1	ANT2	RF	Differential antenna connection (TX and RX).
C5	P0.25	Digital I/O	General purpose I/O.
C6	N.C.	No Connection	Must be soldered to PCB.
C7	P0.29	Digital I/O	General purpose I/O.
C8	P0.30	Digital I/O	General purpose I/O.
C9	P0.00 AREF0	Digital I/O Analog input	General purpose I/O. ADC Reference voltage.
D1	ANT1	RF	Differential antenna connection (TX and RX).
D7	VSS	Power	Ground (0 V).
D8	P0.31	Digital I/O	General purpose I/O.
D9	P0.02 AIN3	Digital I/O Analog input	General purpose I/O. ADC input 3.
E1	VDD_PA	Power output	Power supply output (+1.6 V) for on-chip RF power amp.
E2	N.C.	No Connection	Must be soldered to PCB.
E3	N.C.	No Connection	Must be soldered to PCB.
E7	P0.01 AIN2	Digital I/O Analog input	General purpose I/O. ADC input 2.
E8	P0.04 AIN5	Digital I/O Analog input	General purpose I/O. ADC input 5.




Ball	Name	Function	Description
E9	P0.03 AIN4	Digital I/O Analog input	General purpose I/O. ADC input 4.
F1	DEC2	Power	Power supply decoupling.
F2	P0.19	Digital I/O	General purpose I/O.
F3	P0.18	Digital I/O	General purpose I/O.
F4	VSS	Power	Ground (0 V).
F5	N.C.	No Connection	Must be soldered to PCB.
F6	VSS	Power	Ground (0 V).
F7	N.C.	No Connection	Must be soldered to PCB.
F8	P0.06 AIN7 AREF1	Digital I/O Analog input Analog input	General purpose I/O. ADC input 7. ADC Reference voltage.
F9	VSS	Power	Ground (0 V).
G1	P0.20	Digital I/O	General purpose I/O.
G2	SWDCLK	Digital input	Hardware debug and flash programming I/O.
G3	P0.17	Digital I/O	General purpose I/O.
G4	P0.14	Digital I/O	General purpose I/O.
G5	P0.13	Digital I/O	General purpose I/O.
G6	P0.10	Digital I/O	General purpose I/O.
G7	P0.07	Digital I/O	General purpose I/O.
G8	VDD	Power	Power supply.
G9	P0.05 AIN6	Digital I/O Analog input	General purpose I/O. ADC input 6.
H2	nRESET SWDIO	Digital I/O	System reset (active low). Hardware debug and flash programming I/O.
H3	P0.16	Digital I/O	General purpose I/O.
H4	P0.15	Digital I/O	General purpose I/O.
H5	P0.12	Digital I/O	General purpose I/O.
H6	P0.11	Digital I/O	General purpose I/O.
H7	P0.09	Digital I/O	General purpose I/O.
H8	P0.08	Digital I/O	General purpose I/O.

Table 2 Ball functions CDAB packet



2.2.3 CEAA and CFAC WLCSP ball assignment and functions






Figure 4 Ball assignment CEAA and CFAC packet (top side view)

Note: HP = Buildcode, YYWWLL = Tracking code Solder balls not visible on the top side. Dot denotes A1 corner.



2.2.3.1 Ball functions CEAA and CFAC

Ball	Name	Function	Description
A1	AVDD	Power	Analog power supply (Radio).
A2	XC1	Analog input	Crystal connection for 16/32 MHz crystal oscillator or external 16/32 MHz crystal reference.
А3	XC2	Analog output	Crystal connection for 16/32 MHz crystal.
A4	DEC1	Power	Power supply decoupling.
A5	P0.21	Digital I/O	General purpose I/O.
A6	P0.24	Digital I/O	General purpose I/O.
A7	P0.26 AIN0 XL2	Digital I/O Analog input Analog output	General purpose I/O. ADC input 0. Crystal connection for 32.768 kHz crystal oscillator.
A8	P0.27 AIN1 XL1	Digital I/O Analog input Analog input	General purpose I/O. ADC input 1. Crystal connection for 32.768 kHz crystal oscillator or external 32.768 kHz crystal reference.
B1	VSS	Power	Ground (0 V).
B4	VSS	Power	Ground (0 V).
B5	P0.22	Digital I/O	General purpose I/O.
В6	P0.23	Digital I/O	General purpose I/O.
В7	P0.28	Digital I/O	General purpose I/O.
B8	VDD	Power	Power supply.
В9	DCC	Power	DC/DC output voltage to external LC filter.
C1	ANT2	RF	Differential antenna connection (TX and RX).
C5	P0.25	Digital I/O	General purpose I/O.
C6	N.C.	No Connection	Must be soldered to PCB.
C7	P0.29	Digital I/O	General purpose I/O.
C8	VSS	Power	Ground (0 V).
C9	P0.00 AREF0	Digital I/O Analog input	General purpose I/O. ADC Reference voltage.
D1	ANT1	RF	Differential antenna connection (TX and RX).
D7	VSS	Power	Ground (0 V).
D8	P0.30	Digital I/O	General purpose I/O.
D9	P0.02 AIN3	Digital I/O Analog input	General purpose I/O. ADC input 3.
E1	VDD_PA	Power output	Power supply output (+1.6 V) for on-chip RF power amp.
E2	N.C.	No Connection	Must be soldered to PCB.
E3	N.C.	No Connection	Must be soldered to PCB.
E7	N.C.	No Connection	Must be soldered to PCB.
E8	P0.31	Digital I/O	General purpose I/O.
E9	P0.01 AIN2	Digital I/O Analog input	General purpose I/O. ADC input 2.



Ball	Name	Function	Description
F1	DEC2	Power	Power supply decoupling.
F2	P0.19	Digital I/O	General purpose I/O.
F3	N.C.	No Connection	Must be soldered to PCB.
F7	N.C.	No Connection	Must be soldered to PCB.
F8	P0.04 AIN5	Digital I/O Analog input	General purpose I/O. ADC input 5.
F9	P0.03 AIN4	Digital I/O Analog input	General purpose I/O. ADC input 4.
G1	P0.20	Digital I/O	General purpose I/O.
G2	P0.17	Digital I/O	General purpose I/O.
G3	N.C.	No Connection	Must be soldered to PCB.
G4	N.C.	No Connection	Must be soldered to PCB.
G5	N.C.	No Connection	Must be soldered to PCB.
G6	VSS	Power	Ground (0 V).
G7	N.C.	No Connection	Must be soldered to PCB.
G8	P0.06 AIN7 AREF1	Digital I/O Analog input Analog input	General purpose I/O. ADC input 7. ADC Reference voltage.
G9	VSS	Power	Ground (0 V).
H1	P0.18	Digital I/O	General purpose I/O.
H2	SWDCLK	Digital input	Hardware debug and flash programming I/O.
Н3	VSS	Power	Ground (0 V).
H4	P0.14	Digital I/O	General purpose I/O.
H5	P0.13	Digital I/O	General purpose I/O.
H6	P0.10	Digital I/O	General purpose I/O.
H7	P0.07	Digital I/O	General purpose I/O.
Н8	VDD	Power	Power supply.
H9	P0.05 AIN6	Digital I/O Analog input	General purpose I/O. ADC input 6.
J2	SWDIO/ nRESET	Digital I/O	System reset (active low). Also Hardware debug and flash programming I/O.
J3	P0.16	Digital I/O	General purpose I/O.
J4	P0.15	Digital I/O	General purpose I/O.
J5	P0.12	Digital I/O	General purpose I/O.
J6	P0.11	Digital I/O	General purpose I/O.
J7	P0.09	Digital I/O	General purpose I/O.
J8	P0.08	Digital I/O	General purpose I/O.

Table 3 Ball functions for CEAA and CFAC



3 System blocks

The chip contains system-level features common to all nRF51 series devices including clock control, power and reset, interrupt system, Programmable Peripheral Interconnect (PPI), watchdog, and GPIO.

System blocks which have a register interface and/or interrupt vector assigned are instantiated in the device address space. The instances of system blocks, their associated ID (for those with interrupt vectors), and base addresses are found in *Table 18* on page 36. Detailed functional descriptions, configuration options, and register interfaces can be found in the *nRF51 Series Reference Manual*.

3.1 CPU

The ARM® Cortex[™]-M0 CPU has a 16 bit instruction set with 32 bit extensions (Thumb-2® technology) that delivers high-density code with a small-memory-footprint. By using a single-cycle 32 bit multiplier, a 3-stage pipeline, and a Nested Vector Interrupt Controller (NVIC), the ARM Cortex-M0 CPU makes program execution simple and highly efficient.

The ARM Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM Cortex-M processor series is implemented and available for M0 CPU. Code is forward compatible with ARM Cortex M3 based devices.



3.2 Memory

All memory and registers are found in the same address space as shown in the Device Memory Map, see *Figure 5*. Devices in the nRF51 series use flash based memory in the code, FICR, and UICR regions. The RAM region is SRAM.




Figure 5 Memory Map

The embedded flash memory for program and static data can be programmed using In Application Programming (IAP) routines from RAM through the SWD interface, or in-system from a program executing from code area. The Non-Volatile Memory Controller (NVMC) is used for program/erase operations. Regions of flash memory can be protected from read, write, and erase by the Memory Protection Unit (MPU). A User Information Configuration Register (UICR) contains the lock byte for enabling readback protection to secure the IP, while individual block protection is controlled using registers which can only be cleared on chip reset.



3.2.1 Code organization

Chip variant	Code size	Page size	No of pages
nRF51822-QFAA nRF51822-CEAA	256 kB	1024 byte	256
nRF51822-QFAB nRF51822-CDAB	128 kB	1024 byte	128
nRF51822-QFAC nRF51822-CFAC	256 kB	1024 byte	256

Table 4 Code organization

3.2.2 RAM organization

RAM is divided into blocks for separate power management which is controlled by the POWER System Block. Each block is divided into two 4 kByte RAM sections with separate RAM AHB slaves. Please see the *nRF51 Series Reference Manual* for more information.

Chip variant	RAM size	Block	Size
nRF51822-QFAA	16 kB	Block0	8 kB
nRF51822-CEAA		Block1	8 kB
nRF51822-QFAB	16 kB	Block0	8 kB
nRF51822-CDAB		Block1	8 kB
nRF51822-QFAC nRF51822-CFAC	32 kB	Block0 Block1 Block2 Block3	8 kB 8 kB 8 kB 8 kB

Table 5 RAM organization

How to organize the use of the RAM

For the best performance we recommend the following use of the RAM AHB slaves (Note that the Crypto consists of CCM, ECB, and AAR modules):

- If the Radio and Crypto buffers together are larger in size than one RAM section, the buffers should be separated so the memory used by the Radio is in one RAM section while the memory used by the Crypto is in another RAM section.
- The sections used by CODE should not be combined with sections used by the Radio, Crypto, or SPI.
- The Stack and Heap should be placed at the top section and should not be combined with sections used by the Radio, Crypto, or SPI.



Table 6 and *Table 7* shows how memory allocated to different functions can be distributed between RAM sections for parallel access. There is a table for chip variants with 16 kB or 32 kB RAM.

RAM Blocks/Se	ections	Radio buffers	Crypto buffers	SPIS buffers	CPU Stack/Heap	CODE	Global variables
Block0	RAM0	Х	Х				Х
	RAM1					Х	Х
Block1	RAM2			Х			Х
	RAM3				х	Х	х

Table 6 16 kB RAM variants

RAM Blocks/Se	ctions	Radio buffers	Crypto buffers	SPIS buffers	CPU Stack/Heap	CODE	Global variables
Block0	RAM0	Х	(x)				Х
	RAM1	(x)	Х				Х
Block1	RAM2			Х			Х
	RAM3					Х	Х
Block2	RAM4					Х	Х
	RAM5					Х	Х
Block3	RAM6					х	Х
	RAM7				х	Х	Х

Table 7 32 kB RAM variants

3.3 Memory Protection Unit (MPU)

The memory protection unit can be configured to protect all flash memory on the device from read-back, or to protect blocks of flash from over-write or erase.

Chip variant	Flash block size	Number of protectable Flash blocks
nRF51822-QFAA nRF51822-CEAA	4 kB	64
nRF51822-QFAB nRF51822-CDAB	4 kB	32
nRF51822-QFAC nRF51822-CFAC	4 kB	64

Table 8 MPU flash blocks



3.4 Power management (POWER)

3.4.1 Power supply

nRF51 supports three different power supply alternatives:

- Internal LDO setup
- DC/DC converter setup
- · Low voltage mode setup

See *Table 20* on page 38 for the voltage range on the different alternatives. See *Chapter 11 "Reference circuitry"* on page 76 for details on the schematic used for the different power supply alternatives.

3.4.1.1 Internal LDO setup

In internal LDO mode the DC/DC converter is bypassed (disabled) and the system power is generated directly from the supply voltage VDD. This mode could be used as the only option or in combination with the DC/DC converter setup. See DC/DC converter section for more details.

3.4.1.2 DC/DC converter setup

The nRF51 DC/DC buck converter transforms battery voltage to lower internal voltage with minimal power loss. The converted voltage is then available for the linear regulator input. The DC/DC converter can be disabled when the supply voltage drops to the lower limit of the voltage range so the LDO can be used for low supply voltages. When enabled, the DC/DC converter operation is automatically suspended between radio events when only the low current regulator is needed internally.

This feature is particularly useful for applications using battery technologies with nominal cell voltages higher than the minimum supply voltage with DC/DC enabled. The reduction in supply voltage level from a high voltage to a low voltage reduces the peak power drain from the battery. Used with a 3 V coin-cell battery, the peak current drawn from the battery is reduced by approximately 25%.

3.4.1.3 Low voltage mode setup

Devices can be used in low voltage mode where a steady 1.8 V supply is available externally.



3.4.2 Power management

The power management system is highly flexible with functional blocks such as the CPU, Radio Transceiver, and peripherals having separate power state control in addition to the global System ON and OFF modes. In System OFF mode, RAM can be retained and the device state can be changed to System ON through Reset, GPIO DETECT signal, or LPCOMP ANADETECT signal. When in System ON mode, all functional blocks will independently be in IDLE or RUN mode depending on needed functionality.

Power management features:

- · Supervisor HW to manage
 - Power on reset
 - Brownout reset
 - Power fail comparator
- System ON/OFF modes
- Pin wake-up from System OFF
 - Reset
 - GPIO DETECT signal
 - LPCOMP ANADETECT signal
- Functional block RUN/IDLE modes
- RAM retention in System OFF mode (8 kB blocks)
 - 16 kB version will have 2 blocks
 - 32 kB version will have 4 blocks

3.4.2.1 System OFF mode

In system OFF mode the chip is in the deepest power saving mode. The system's core functionality is powered down and all ongoing tasks are terminated. The only functionality that can be set up to be responsive is the Pin wake-up mechanism.

One or more blocks of RAM can be retained while in System OFF mode.



3.4.2.2 System ON mode

In system ON mode the system is fully operational and the CPU and selected peripherals can be brought into a state where they are functional and more or less responsive depending on the sub-power mode selected.

There are two sub-power modes:

- Low power
- Constant latency

Low Power

In Low Power mode the automatic power management system is optimized to save power. This is done by keeping as much as possible of the system powered down. The cost of this is that you will have varying CPU wakeup latency and PPI task response.

The CPU wakeup latency will be affected by the startup time of the 1V7 regulator. The PPI task response will vary depending on the resources required by the peripheral where the task originated.

The resources that could be involved are:

- 1V7 with the startup time t_{1V7}
- 1V2 with the startup time t_{1V2}
- · One of the following clock sources
 - RC16 with the startup time t_{START,RC16}
 - XO16M/XO32M with the startup time the clock management system $\mathbf{t_{XO}}^1$

Constant Latency

In Constant Latency mode the system is optimized towards keeping the CPU latency and the PPI task response constant and at a minimum. This is secured by forcing a set of base resources on while in sleep mode. The cost is that the system will have higher power consumption.

The following resources are kept active while in sleep mode:

- 1V7 regulator with the standby current of I_{1V7}
- 1V2 regulator. Here the current consumption is specified in combination with the clock source
- One of the following clock sources:
 - RC16 with the standby current of I_{1V2RC16}
 - XO16M with the standby current of I_{1V2XO16}
 - XO32M with the standby current of I_{1V2XO32}

^{1.} For the clock source XO16M and XO32M we assume that the crystal is already running (standby). This will give an increase of the power consumption in sleep mode given by I_{STBY,X16M} / I_{STBY,X32M}.



3.5 Programmable Peripheral Interconnect (PPI)

The Programmable Peripheral Interconnect (PPI) enables peripherals to interact autonomously with each other using tasks and events independent of the CPU. The PPI allows precise synchronization between peripherals when real-time application constraints exist and eliminates the need for CPU activity to implement behavior which can be predefined using PPI.

Instance	Channel	Number of channels	Number of groups
PPI	0 - 15	16	4

Table 9 PPI properties

The PPI system has in addition to the fully programmable peripheral interconnections, a set of channels where the event (EEP) and task (TEP) endpoints are set in hardware. These fixed channels can be individually enabled, disabled, or added to PPI channel groups in the same way as ordinary PPI channels. See the *nRF51 Series Reference Manual* for more information.

Instance	Channel	Number of channels	Number of groups
PPI	20 - 31	12	4

Table 10 Pre-programmed PPI channels



3.6 Clock management (CLOCK)

The advanced clock management system can source the system clocks from a range of internal or external high and low frequency oscillators and distribute them to modules based upon a module's individual requirements. This prevents large clock trees from being active and drawing power when system modules needing this clock reference are not active.

If an application enables a module that needs a clock reference without the corresponding oscillator running, the clock management system will automatically enable the RC oscillator option and provide the clock. When the module goes back to idle, the clock management will automatically set the oscillator to idle. To avoid delays involved in starting a given oscillator, or if a specific oscillator is required, the application can override the automatic oscillator management so it keeps oscillators active when no system modules require the clock reference.

Clocks are only available in System ON mode and can be generated by the sources listed in Table 11.

Clock	Source	Frequency options
	External Crystal (XOSC)	16/32 MHz ²
High Frequency Clock (HFCLK) ¹	External clock reference ³	16 MHz
	Internal RC Oscillator (RCOSC)	16 MHz
	External Crystal (XOSC)	32.768 kHz
Low Frequency Clock (LFCLK)	External clock reference ³	32.768 kHz
	Synthesized from HFCLK	32.768 kHz
	Internal RC Oscillator (RCOSC)	32.768 kHz

- 1. External Crystal must be used for Radio operation.
- 2. The HFCLK will be 16 MHz for both the 16 and 32 MHz crystal option.
- 3. See the nRF51 Series Reference Manual for more details on external clock reference.

Table 11 Clock properties




Figure 6 Clock management



3.6.1 16/32 MHz crystal oscillator

The crystal oscillator can be controlled either by a 16 MHz or a 32 MHz external crystal. However, the system clock is always 16 MHz, see the *nRF51 Series Reference Manual* for more details. The crystal oscillator is designed for use with an AT-cut quartz crystal in parallel resonant mode. To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal data sheet. *Figure 7* shows how the crystal is connected to the 16/32 MHz crystal oscillator.




Figure 7 Circuit diagram of the 16/32 MHz crystal oscillator

The load capacitance (CL) is the total capacitance seen by the crystal across its terminals and is given by:

$$CL = \frac{(C1' \cdot C2')}{(C1' + C2')}$$

$$C1' = C1 + C_pcb1 + C_pin$$

$$C2' = C2 + C_pcb2 + C_pin$$

C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground. C_pcb1 and C_pcb2 are stray capacitances on the PCB. C_pin is the pin input capacitance on the XC1 and XC2 pins, see *Table 22* on page 40 (16 MHz) and *Table 23* on page 41 (32 MHz). The load capacitors C1 and C2 should have the same value. See *Chapter 11 "Reference circuitry"* on page 76 for the capacitance value used for C_pcb1 and C_pcb2 in reference circuitry.

For reliable operation, the crystal load capacitance, shunt capacitance, equivalent series resistance ($R_{S,X16M}/R_{S,X32M}$), and drive level must comply with the specifications in *Table 22* on page 40 (16 MHz) and *Table 23* on page 41 (32 MHz). It is recommended to use a crystal with lower than maximum $R_{S,X16M}/R_{S,X32M}$ if the load capacitance and/or shunt capacitance is high. This will give faster startup and lower current consumption. A low load capacitance will reduce both startup time and current consumption.



3.6.2 32.768 kHz crystal oscillator

The 32.768 kHz crystal oscillator is designed for use with a quartz crystal in parallel resonant mode. To achieve correct oscillation frequency, the load capacitance must match the specification in the crystal data sheet. *Figure 8* shows how the crystal is connected to the 32.768 kHz crystal oscillator.




Figure 8 Circuit diagram of the 32.768 kHz crystal oscillator

The load capacitance (CL) is the total capacitance seen by the crystal across its terminals and is given by:

$$CL = \frac{(C1' \cdot C2')}{(C1' + C2')}$$

$$C1' = C1 + C_pcb1 + C_pin$$

$$C2' = C2 + C_pcb2 + C_pin$$

C1 and C2 are ceramic SMD capacitors connected between each crystal terminal and ground. C_pcb1 and C_pcb2 are stray capacitances on the PCB. C_pin is the pin input capacitance on the XC1 and XC2 pins, see *Section 8.1.5 "32.768 kHz crystal oscillator (32k XOSC)"* on page 42. The load capacitors C1 and C2 should have the same value. See *Chapter 11 "Reference circuitry"* on page 76 for the capacitance value used for C_pcb1 and C_pcb2 in reference circuitry.

3.6.3 32.768 kHz RC oscillator

The 32.768 kHz RC low frequency oscillator may be used as an alternative to the 32.768 kHz crystal oscillator. It has a frequency accuracy of less than \pm 250 ppm in a stable temperature environment or when calibration is periodically performed in changing temperature environments. The 32.768 kHz RC oscillator does not require external components.



3.6.4 Synthesized 32.768 kHz clock

The low frequency clock can be synthesized from the high frequency clock. This saves the cost of a crystal but increases average power consumption as the high frequency clock source will have to be active.

3.7 **GPIO**

The general purpose I/O is organized as one port with up to 32 I/Os (dependent on package) enabling access and control of up to 32 pins through one port. Each GPIO can be accessed individually with the following user configurable features:

- Input/output direction
- · Output drive strength
- Internal pull-up and pull-down resistors
- · Wake-up from high or low level triggers on all pins
- · Trigger interrupt on all pins
- All pins can be used by the PPI task/event system; the maximum number of pins that can be interfaced through the PPI at the same time is limited by the number of GPIOTE channels
- All pins can be individually configured to carry serial interface or quadrature demodulator signals

3.8 Debugger support

The two pin Serial Wire Debug (SWD) interface provided as a part of the Debug Access Port (DAP) offers a flexible and powerful mechanism for non-intrusive debugging of program code. Breakpoints and single stepping are part of this support.



4 Peripheral blocks

Peripheral blocks which have a register interface and/or interrupt vector assigned are instantiated, one or more times, in the device address space. The instances, associated ID (for those with interrupt vectors), and base address of features are found in *Table 18* on page 36. Detailed functional descriptions, configuration options, and register interfaces can be found in the *nRF51 Series Reference Manual*.

4.1 2.4 GHz radio (RADIO)

The nRF51 series 2.4 GHz RF transceiver is designed and optimized to operate in the worldwide ISM frequency band at 2.400 to 2.4835 GHz. Radio modulation modes and configurable packet structure enable interoperability with *Bluetooth*[®] low energy (BLE), ANT[™], Enhanced ShockBurst[™], and other 2.4 GHz protocol implementations.

The transceiver receives and transmits data directly to and from system memory for flexible and efficient packet data management. The nRF51 series transceiver has the following features:

- General modulation features
 - GFSK modulation
 - Data whitening
 - · On-air data rates
 - 250 kbps
 - 1 Mbps
 - 2 Mbps
- Transmitter with programmable output power of +4 dBm to -20 dBm, in 4 dB steps
- Transmitter whisper mode -30 dBm
- RSSI function (1 dB resolution)
- · Receiver with integrated channel filters achieving maximum sensitivity
 - -96 dBm at 250 kbps
 - -93 dBm at 1 Mbps BLE
 - -90 dBm at 1 Mbps
 - · -85 dBm at 2 Mbps
- RF Synthesizer
 - 1 MHz frequency programming resolution
 - 1 MHz non-overlapping channel spacing at 1 Mbps and 250 kbps
 - 2 MHz non-overlapping channel spacing at 2 Mbps
 - Works with low-cost $\pm\,60$ ppm 16 MHz crystal oscillators
- Baseband controller
 - EasyDMA RX and TX packet transfer directly to and from RAM
 - Dynamic payload length
 - · On-the-fly packet assembly/disassembly and AES CCM payload encryption
 - 8 bit, 16 bit, and 24 bit CRC check (programmable polynomial and initial value)

Note: EasyDMA is an integrated DMA implementation requiring no configuration to take advantage of flexible data management and avoids copying operations to and from RAM.



4.2 Timer/counters (TIMER)

The timer/counter runs on the high-frequency clock source (HFCLK) and includes a 4 bit $(1/2^X)$ prescaler that can divide the HFCLK.

The TIMER will start requesting the 1 MHz mode of the HFCLK for values of the prescaler that gives f_{TIMER} less or equal to 1 MHz. If the timer module is the only one requesting the HFCLK, the system will automatically switch to using the 1 MHz mode resulting in a decrease in the current consumption. See the parameters $I_{1V2XO16.1M}$, $I_{1V2XO32.1M}$, $I_{1V2RC16.1M}$ in *Table 32* on page 47 and $I_{TIMER0/1/2.1M}$ in *Table 52* on page 61.

The task/event and interrupt features make it possible to use the PPI system for timing and counting tasks between any system peripheral including any GPIO of the device. The PPI system also enables the TIMER task/event features to generate periodic output and PWM signals to any GPIO. The number of input/outputs used at the same time is limited by the number of GPIOTE channels.

Instance	Bit-width	Capture/Compare registers
TIMERO	8/16/24/32	4
TIMER1	8/16	4
TIMER2	8/16	4

Table 12 Timer/counter properties

4.3 Real Time Counter (RTC)

The Real Time Counter (RTC) module provides a generic, low power timer on the low-frequency clock source (LFCLK). The RTC features a 24 bit COUNTER, 12 bit (1/X) prescaler, capture/compare registers, and a tick event generator for low power, tickless RTOS implementation.

Instance	Capture/Compare registers
RTC0	3
RTC1	4

Table 13 RTC properties

4.4 AES Electronic Codebook Mode Encryption (ECB)

The ECB encryption block supports 128 bit AES block encryption. It can be used for a range of cryptographic functions like hash generation, digital signatures, and keystream generation for data encryption/decryption. ECB encryption uses EasyDMA to access system RAM for in-place operations on cleartext and ciphertext during encryption.



4.5 AES CCM Mode Encryption (CCM)

Cipher Block Chaining - Message Authentication Code (CCM) Mode is an authenticated encryption algorithm designed to provide both authentication and confidentiality during data transfer. CCM combines counter mode encryption and CBC-MAC authentication.

Note: The CCM terminology "Message Authentication Code (MAC)" is called the "Message Integrity Check (MIC)" in *Bluetooth* terminology and this document and the *nRF51 Series Reference Manual* are consistent with *Bluetooth* terminology.

The CCM block generates an encrypted keystream, applies it to the input data using the XOR operation, and generates the 4 byte MIC field in one operation. The CCM and radio can be configured to work synchronously, as described in the *nRF51 Series Reference Manual*. The CCM will encrypt in time for transmission and decrypt after receiving bytes into memory from the Radio. All operations can complete within the packet RX or TX time.

CCM on this device is implemented according to *Bluetooth* requirements and the algorithm as defined in IETF RFC3610, and depends on the AES-128 block cipher. A description of the CCM algorithm can also be found in the NIST Special Publication 800-38C. The *Bluetooth* Core Specification v4.0 describes the configuration of counter mode blocks and encryption blocks to implement compliant encryption for BLE.

The CCM block uses EasyDMA to load key, counter mode blocks (including the nonce required), and to read/write plain text and cipher text.

4.6 Accelerated Address Resolver (AAR)

Accelerated Address Resolver is a cryptographic support function to implement the "Resolvable Private Address Resolution Procedure" described in the *Bluetooth Core Specification* v4.1. "Resolvable Private Address Generation" should be achieved using ECB and is not supported by AAR. The procedure allows two devices that share a secret key to generate and resolve a hash based on their device address.

The AAR block enables real-time address resolution on incoming packets when configured according to the description in the *nRF51 Series Reference Manual*. This allows real-time packet filtering (whitelisting) using a list of known shared secrets (Identity Resolving Keys (IRK) in *Bluetooth*).

The following table outlines the properties of the AAR.

Instance	Number of IRKs supported for simultaneous resolution	
AAR	8	

Table 14 AAR properties

4.7 Random Number Generator (RNG)

The Random Number Generator (RNG) generates true non-deterministic random numbers derived from thermal noise that are suitable for cryptographic purposes. The RNG does not require a seed value.

4.8 Watchdog Timer (WDT)

A countdown watchdog timer using the low-frequency clock source (LFCLK) offers configurable and robust protection against application lock-up. The watchdog can be paused during long CPU sleep periods for low power applications and when the debugger has halted the CPU.



4.9 Temperature sensor (TEMP)

The temperature sensor measures die temperature over the temperature range of the device with 0.25° C resolution.

4.10 Serial Peripheral Interface (SPI/SPIS)

The SPI interfaces enable full duplex synchronous communication between devices. They support a three-wire (SCK, MISO, MOSI) bi-directional bus with fast data transfers. The SPI Master can communicate with multiple slaves using individual chip select signals for each of the slave devices attached to a bus. Control of chip select signals is left to the application through use of GPIO signals. SPI Master has double buffered I/O data. The SPI Slave includes EasyDMA for data transfer directly to and from RAM allowing Slave data transfers to occur while the CPU is IDLE.

The GPIOs used for each SPI interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of printed circuit board space and signal routing.

The SPI peripheral supports SPI mode 0, 1, 2, and 3.

Instance	Master/Slave		
SPI0	Master		
SPI1	Master		
SPIS1	Slave		

Table 15 SPI properties

4.11 Two-wire interface (TWI)

The two-wire interface can communicate with a bi-directional wired-AND bus with two lines (SCL, SDA). The protocol makes it possible to interconnect up to 127 individually addressable devices. The interface is capable of clock stretching, supporting data rates of 100 kbps and 400 kbps.

The GPIOs used for each two-wire interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.

Instance	Master/Slave		
TWIO	Master		
TWI1	Master		

Table 16 Two-wire properties



4.12 Universal Asynchronous Receiver/Transmitter (UART)

The Universal Asynchronous Receiver/Transmitter offers fast, full-duplex, asynchronous serial communication with built-in flow control (CTS, RTS) support in hardware up to 1 Mbps baud. Parity checking is supported.

The GPIOs used for each UART interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.

4.13 Quadrature Decoder (QDEC)

The quadrature decoder provides buffered decoding of quadrature-encoded sensor signals. It is suitable for mechanical and optical sensors with an optional LED output signal and input debounce filters. The sample period and accumulation are configurable to match application requirements.

4.14 Analog to Digital Converter (ADC)

The 10 bit incremental Analog to Digital Converter (ADC) enables sampling of up to 8 external signals through a front-end multiplexer. The ADC has configurable input and reference prescaling, and sample resolution (8, 9, and 10 bit).

Note: The ADC module uses the same analog inputs as the LPCOMP module (AIN0 - AIN7 and AREF0 - AREF1). Only one of the modules can be enabled at the same time.

4.15 GPIO Task Event blocks (GPIOTE)

A GPIOTE block enables GPIOs on Port 0 to generate events on pin state change which can be used to carry out tasks through the PPI system. A GPIO can also be driven to change state on system events using the PPI system. Low power detection of pin state changes on Port 0 is possible when in System ON or System OFF.

Instance	Number of GPIOTE channels			
GPIOTE	4			

Table 17 GPIOTE properties

4.16 Low Power Comparator (LPCOMP)

In System ON, the block can generate separate events on rising and falling edges of a signal, or sample the current state of the pin as being above or below the threshold. The block can be configured to use any of the analog inputs on the device. Additionally, the low power comparator can be used as an analog wakeup source from System OFF or System ON. The comparator threshold can be programmed to a range of fractions of the supply voltage.

Note: The LPCOMP module uses the same analog inputs as the ADC module (AIN0 - AIN7 and AREF0 - AREF1). Only one of the modules can be enabled at the same time.



5 Instance table

The peripheral instantiation of the chip is shown in the table below.

ID	Base address	Peripheral	Instance	Description	
0	0x40000000	POWER	POWER	Power Control.	
0	0x40000000	CLOCK	CLOCK	Clock Control.	
0	0x40000000	MPU	MPU	Memory Protection Unit.	
1	0x40001000	RADIO	RADIO	2.4 GHz Radio.	
2	0x40002000	UART	UART0	Universal Asynchronous Receiver/Transmitter.	
3	0x40003000	SPI	SPI0	SPI Master.	
3	0x40003000	TWI	TWIO	I2C compatible Two-Wire Interface 0.	
4	0x40004000	SPIS	SPIS1	SPI Slave.	
4	0x40004000	SPI	SPI1	SPI Master.	
4	0x40004000	TWI	TWI1	I2C compatible Two-Wire Interface 1.	
5				Unused.	
6	0x40006000	GPIOTE	GPIOTE	GPIO Task and Events.	
7	0x40007000	ADC	ADC	Analog to Digital Converter.	
8	0x40008000	TIMER	TIMER0	Timer/Counter 0.	
9	0x40009000	TIMER	TIMER1	Timer/Counter 1.	
10	0x4000A000	TIMER	TIMER2	Timer/Counter 2.	
11	0x4000B000	RTC	RTC0	Real Time Counter 0.	
12	0x4000C000	TEMP	TEMP	Temperature Sensor.	
13	0x4000D000	RNG	RNG	Random Number Generator.	
14	0x4000E000	ECB	ECB	Crypto AES ECB.	
15	0x4000F000	CCM	CCM	AES Crypto CCM.	
15	0x4000F000	AAR	AAR	Accelerated Address Resolver.	
16	0x40010000	WDT	WDT	Watchdog Timer.	
17	0x40011000	RTC	RTC1	Real Time Counter 1.	
18	0x40012000	QDEC	QDEC	Quadrature Decoder.	
19	0x40013000	LPCOMP	LPCOMP	Low Power Comparator.	
20 - 25				Reserved as software interrupt.	
26 - 29				Unused.	
30	0x4001E000	NVMC	NVMC	Non-Volatile Memory Controller.	
31	0x4001F000	PPI	PPI	Programmable Peripheral Interconnect.	
NA	0x50000000	GPIO	GPIO	General Purpose Input and Output.	
NA	0x10000000	FICR	FICR	Factory Information Configuration Registers.	
NA	0x10001000	UICR	UICR	User Information Configuration Registers.	

Table 18 Peripheral instance reference



6 Absolute maximum ratings

Maximum ratings are the extreme limits the chip can be exposed to without causing permanent damage. Exposure to absolute maximum ratings for prolonged periods of time may affect the reliability of the chip. *Table 19* specifies the absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit		
Supply voltages						
VDD		-0.3	+3.9	V		
DEC2			2	V		
VSS			0	V		
I/O pin voltage						
VIO		-0.3	VDD + 0.3	V		
Environmental QFN48 package						
Storage temperature		-40	+125	°C		
MSL	Moisture Sensitivity Level		2			
ESD HBM	Human Body Model		4	kV		
ESD CDM	Charged Device Model		750	V		
Environmental WLCSP pack	age					
Storage temperature		-40	+125	°C		
MSL	Moisture Sensitivity Level		1			
ESD HBM	Human Body Model		4	kV		
ESD CDM	Charged Device Model		500	V		
Flash memory						
Endurance		20 000 ¹		write/erase cycles		
Retention		10 years at 40 °C				
Number of times an address can be written between erase cycles			2	times		

1. Flash endurance is 20,000 erase cycles. The smallest element of flash that can be written is a 32 bit word.

Table 19 Absolute maximum ratings





7 Operating conditions

The operating conditions are the physical parameters that the chip can operate within as defined in *Table 20*.

Symbol	Parameter	Notes	Min.	Тур.	Max.	Units
VDD	Supply voltage, internal LDO setup		1.8	3.0	3.6	V
VDD	Supply voltage, DC/DC converter setup		2.1	3.0	3.6	V
VDD	Supply voltage, low voltage mode setup	1	1.75	1.8	1.95	V
t_{R_VDD}	Supply rise time (0 V to VDD)	2			100	ms
T_A	Operating temperature		-25	25	75	°C

^{1.} DEC2 shall be connected to VDD in this mode.

Table 20 Operating conditions

Nominal operating conditions (NOC) - conditions under which the chip is operated and tested are the typical (Typ.) values in *Table 20*.

Extreme operating conditions (EOC) - conditions under which the chip is operated and tested are the minimum (Min.) and maximum (Max.) values in *Table 20*.

7.1 WLCSP light sensitivity

The WLCSP package variant is sensitive to visible and near infrared light which means a final product design must shield the chip properly. The marking side is covered with a light absorbing film, while the side edges of the chip and the ball side must be protected by coating or other means.

^{2.} The on-chip power-on reset circuitry may not function properly for rise times outside the specified interval.



8 Electrical specifications

This chapter contains electrical specifications for device interfaces and peripherals including radio parameters and current consumption.

The test levels referenced are defined in *Table 21*.

Test level	Description
1	Simulated, calculated, by design (specification limit) or prototype samples tested at NOC.
2	Parameters have been verified at Test level 1 and in addition: Prototype samples tested at EOC.
3	Parameters have been verified at Test level 2 and in addition: Production samples tested at EOC in accordance with JEDEC47.
4	Parameters have been verified at Test level 3 and in addition: Production devices are limit tested at NOC.

Table 21 Test level definitions

8.1 Clock sources

8.1.1 16/32 MHz crystal startup




Figure 9 Current drawn at oscillator startup

Figure 9 shows the current drawn by the crystal oscillator (XOSC) at startup. The $t_{START,XOSC}$ period is the time needed for the oscillator to start clocking. The length of $t_{START,XOSC}$ is dependent on the crystal specifications.

The period following $t_{START,XOSC}$ to the end of $t_{START,X16M}$ / $t_{START,X32M}$ is fixed. This is the debounce period where the clock stabilizes before it is made available to rest of the system.



8.1.2 16 MHz crystal oscillator (16M XOSC)

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
f _{NOM,X16M}	Crystal frequency.			16		MHz	N/A
f _{TOL,X16M}	Frequency tolerance. ¹				±50 ²	ppm	N/A
f _{TOL,X16M,BLE}	Frequency tolerance, <i>Bluetooth</i> low energy applications. 1				±40 ²	ppm	N/A
R _{S,X16M}	Equivalent series resistance.	$\begin{aligned} &\text{C0} \leq 7 \text{ pF, } \text{C}_{\text{L,MAX}} \leq 16 \text{ pF} \\ &\text{C0} \leq 5 \text{ pF, } \text{C}_{\text{L,MAX}} \leq 12 \text{ pF} \\ &\text{C0} \leq 3 \text{ pF, } \text{C}_{\text{L,MAX}} \leq 12 \text{ pF} \end{aligned}$		50 75 100	100 150 200	Ω Ω Ω	N/A N/A N/A
P _{D,X16M}	Drive level.				100	μW	N/A
C _{pin}	Input capacitance on XC1 and XC2 pads.			4		рF	1
I _{X16M}	Run current for 16 MHz crystal oscillator.	SMD 2520 CL = 8 pF		470 ³		μΑ	1
I _{X16M,1M}	Run current for the 16 MHz crystal oscillator when used only for a Timer at 1 MHz or less.	SMD 2520 CL = 8pF		250 ³		μΑ	1
I _{STBY,X16M}	Standby current for 16 MHz crystal oscillator. ⁴	SMD 2520 CL = 8 pF		25		μΑ	1
I _{START,XOSC}	Startup current for 16 MHz crystal oscillator.			1.1		mA	3
t _{START,XOSC}	Startup time for 16 MHz crystal oscillator.	SMD 2520 CL = 8 pF		400	500 ⁵	μs	2
t _{START,X16M}	Total startup time (t _{START,XOSC} + debounce period). ⁶	SMD 2520 CL = 8 pF		800		μs	1

- 1. The Frequency tolerance relates to the amount of time the radio can be in transmit mode. See *Table 38* on page 51.
- 2. Includes initial tolerance of the crystal, drift over temperature, aging, and frequency pulling due to incorrect load capacitance.
- 3. This number includes the current used by the automated power and clock management system.
- 4. Standby current is the current drawn by the oscillator when there are no resources requesting the 16M, meaning there is no clock management active (see *Table 33* on page 48). This value will depend on type of crystal.
- 5. Crystals with other specification than SMD 2520 may have much longer startup times.
- 6. This is the time from when the crystal oscillator is powered up until its output becomes available to the system. It includes both the crystal startup time and the debounce period.

Table 22 16 MHz crystal oscillator



8.1.3 32 MHz crystal oscillator (32M XOSC)

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
f _{NOM,X32M}	Crystal frequency.			32		MHz	N/A
f _{TOL,X32M}	Frequency tolerance. ¹				±50 ²	ppm	N/A
f _{TOL,X32M,BLE}	Frequency tolerance, <i>Bluetooth</i> low energy applications. ¹				±40 ²	ppm	N/A
R _{S,X32M}	Equivalent series resistance.	$C0 \le 7 \text{ pF, } C_{L,MAX} \le 12 \text{ pF}$ $C0 \le 5 \text{ pF, } C_{L,MAX} \le 12 \text{ pF}$ $C0 \le 3 \text{ pF, } C_{L,MAX} \le 9 \text{ pF}$		30 40 50	60 80 100	Ω Ω Ω	N/A N/A N/A
P _{D,X32M}	Drive level.				100	μW	N/A
C _{pin}	Input capacitance on XC1 and XC2 pads.			4		рF	1
I _{X32M}	Run current for 32 MHz crystal oscillator.	SMD 2520 CL = 8 pF		500 ³		μΑ	1
I _{X32M,1M}	Run current for the 32 MHz crystal oscillator when used only for a Timer at 1 MHz or less.	SMD 2520 CL = 8 pF		300 ³		μΑ	1
I _{STBY,X32M}	Standby current for 32 MHz crystal oscillator. ⁴	SMD 2520 CL = 8 pF		30		μΑ	1
I _{START,XOSC}	Startup current for 32 MHz crystal oscillator.			1.1		mA	3
t _{START,XOSC}	Startup time for 32 MHz crystal oscillator.	SMD 2520 CL = 8 pF		300	400 ⁵	μs	1
t _{START,X32M}	Total startup time (t _{START,XOSC} + debounce period). ⁶	SMD 2520 CL = 8 pF		750		μs	1

- 1. The Frequency tolerance relates to the amount of time the radio can be in transmit mode. See *Table 38* on page 51.
- 2. Includes initial tolerance of the crystal, drift over temperature, aging and frequency pulling due to incorrect load capacitance.
- 3. This number includes the current used by the automated power and clock management system.
- 4. Standby current is the current drawn by the oscillator when there are no resources requesting the 32M, meaning there is no clock management active (see *Table 33* on page 48). This value will depend on type of crystal.
- 5. Crystals with other specification than SMD 2520 may have much longer startup times.
- 6. This is the time from when the crystal oscillator is powered up until its output becomes available to the system. It includes both the crystal startup time and the debounce period.

Table 23 32 MHz crystal oscillator



8.1.4 16 MHz RC oscillator (16M RCOSC)

Symbol	Description	Min.	Тур.	Max.	Units	Test level
f _{NOM,RC16M}	Nominal frequency.		16		MHz	N/A
f _{TOL,RC16M}	Frequency tolerance.		±1	±5	%	3
I _{RC16M}	Run current for 16 MHz RC oscillator.		750 ¹		μΑ	1
I _{RC16M,1M}	Run current for 16 MHz RCOSC when used only for a Timer at 1 MHz or less.		540 ¹		μΑ	1
t _{START,RC16M}	Startup time for 16 MHz RC oscillator.		4.2	5.2	μs	1
I _{RC16M} , START	Startup current for 16 MHz RC oscillator.		400		μΑ	1

^{1.} This number includes the current used by the automated power and clock management system.

Table 24 16 MHz RC oscillator

8.1.5 32.768 kHz crystal oscillator (32k XOSC)

Symbol	Description	Min.	Тур.	Max.	Units	Test level
f _{NOM,X32k}	Crystal frequency.		32.768		kHz	N/A
f _{TOL,X32k,BLE}	Frequency tolerance, <i>Bluetooth</i> low energy applications.		±250	ppm	N/A	
C _{L,X32k}	Load capacitance.			12.5	рF	N/A
C _{0,X32k}	Shunt capacitance.			2	рF	N/A
R _{S,X32k}	Equivalent series resistance.		50	80	kΩ	N/A
P _{D,X32k}	Drive level.			1	μW	N/A
C _{pin}	Input capacitance on XL1 and XL2 pads.		4		рF	1
I _{X32k}	Run current for 32.768 kHz crystal oscillator.		0.4	1	μΑ	1
I _{START,X32k}	Startup current for 32.768 kHz crystal oscillator.		1.3	1.8	μΑ	1
t _{START,X32k}	Startup time for 32.768 kHz crystal oscillator.		0.3	1	S	2

Table 25 32.768 kHz crystal oscillator



8.1.6 32.768 kHz RC oscillator (32k RCOSC)

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
f _{NOM,RC32k}	Nominal frequency.			32.768		kHz	N/A
f _{TOL,RC32k}	Frequency tolerance.			±2		%	3
f _{TOL,CAL,RC32k}	Frequency tolerance.	Calibration interval 4 s			±250	ppm	1
I _{RC32k}	Run current.		0.5	0.8	1.1	μΑ	1
t _{START,RC32k}	Startup time.			390	487	μs	1

Table 26 32.768 kHz RC oscillator

8.1.7 32.768 kHz Synthesized oscillator (32k SYNT)

Symbol	Description	Note	Min. 1	Гур.	Max.	Units	Test level
f _{NOM,SYNT32k}	Nominal frequency.		3	2.768		kHz	1
f _{TOL,SYNT}	Frequency tolerance.		f _{TOL,} ; f _{TOL,} ;	XO _{16M} ±8 XO _{32M} ±8		ppm	1
I _{SYNT32k}	Run and startup current for 32.768 kHz Synthesized clock including the 16M XOSC.			15		μΑ	1
t _{START,SYNT32k}	Startup time for 32.768 kHz Synthesized clock.			406		μs	1

Table 27 32.768 kHz Synthesized oscillator



Power management 8.2

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
V _{POF}	Nominal power level warning thresholds (falling supply voltage).	Accuracy as defined by V _{TOL}		2.1 2.3 2.5 2.7		V	2
V_{TOL}	Threshold voltage tolerance.				±5	%	3
V _{HYST}	Threshold voltage hysteresis.	$V_{POF} = 2.1 \text{ V}$ $V_{POF} = 2.3 \text{ V}$ $V_{POF} = 2.5 \text{ V}$ $V_{POF} = 2.7 \text{ V}$		46 62 79 100		mV	3

Table 28 Power Fail Comparator

Symbol	Description	Min.	Тур.	Max.	Units	Test level
t _{HOLDRESETNORMAL}	Hold time for reset pin when doing a pin reset. 1	0.2			μs	1
tholdresetdebug	Hold time for reset pin when doing a pin reset during debug. 1,2	100			μs	1

- SWDCLK pin must be kept low during reset.
 Bit 0 in the RESET register in the power management module must be set to 1 to enable reset during debug.

Table 29 Pin Reset



Power on reset time (t_{POR}) is the time from when the supply starts rising to when the device comes out of reset and the CPU starts. The time increases with, and is inclusive of, supply rise time from 0 V to VDD. *Table 30* gives t_{POR} for a number of supply rise times, simulated with a linear ramp from 0 V to VDD, over the supply voltage range 1.8 V to 3.6 V.

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
t _{POR, 10 μs}	Power on reset time, 10 μs rise time (0 V to VDD).		0.7	2.4	19	ms	1
t _{POR, 1 ms}	Power on reset time, 10 μs rise time (0 V to VDD).		1.7	3.4	20	ms	1
t _{POR, 10 ms}	Power on reset time, 10 μs rise time (0 V to VDD).		11	12	28	ms	1
t _{POR, 100 ms}	Power on reset time, 10 μ s rise time (0 V to VDD).		68	101	115	ms	1

Table 30 Power on reset time

The data in *Figure 10* and *Table 31* show measured t_POR data. Measurements were taken using the reference circuit shown in *Section 11.3.1 "QFAA QFN48 schematic with internal LDO setup"* on page 79 with the given supply voltage and temperature conditions.




Figure 10 Power on reset time (Test level 2)

VDD	Rise Time from 10% to 90% of VDD
1.8	570 μs
3.0	605 μs
3.6	635 μs

Table 31 Supply rise time at sample voltages for the measured data shown in **Figure 10**.



Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
l _{OFF}	Current in SYSTEM OFF, no RAM retention.			0.6 ¹		μΑ	2
I _{OFF, RET, 8k}	Additional current in SYSTEM OFF per retained RAM block (8 kB)			0.6 ¹		μΑ	2
I _{OFF2ON}	OFF to CPU execute transition current.			400		μΑ	1
t _{OFF2ON}	OFF to CPU execute.			9.6	10.6	μs	1
I _{ON,16k}	SYSTEM-ON base current with 16 kB RAM enabled.			2.6 ¹		μΑ	2
I _{ON,32k}	SYSTEM-ON base current with 32 kB RAM enabled.			3.8 ¹		μΑ	2
t _{1V2}	Startup time for 1V2 regulator.			2.3		μs	1
I _{1V2XO16}	Current drawn by 1V2 regulator and 16 MHz XOSC when both are on at the same time.	See <i>Table 33</i> on page 48.		810 ²		μΑ	1
I _{1V2XO32}	Current drawn by 1V2 regulator and 32 MHz XOSC when both are on at the same time.	See <i>Table 33</i> on page 48.		840 ²		μΑ	1
I _{1V2RC16}	Current drawn by 1V2 regulator and 16 MHz RCOSC when both are on at the same time.	See <i>Table 33</i> on page 48.		880 ²		μΑ	1
I _{1V2XO16,1M}	For HFCLK in 1 MHz mode ³ . Current drawn by 1V2 regulator and 16 MHz XOSC when both are on at the same time.	See <i>Table 33</i> on page 48.		520 ²		μΑ	1
I _{1V2XO32,1M}	For HFCLK in 1 MHz mode ³ . Current drawn by 1V2 regulator and 32 MHz XOSC when both are on at the same time.	See <i>Table 33</i> on page 48.		560 ²		μΑ	1
I _{1V2RC16,1M}	For HFCLK in 1 MHz mode ³ . Current drawn by 1V2 regulator and 16 MHz RCOSC when both are on at the same time.	See <i>Table 33</i> on page 48.		630 ²		μΑ	1
t _{XO}	Startup time for the clock management system when the XTAL is in standby.			2.3	5.3	μs	1



Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
t _{1V7}	Startup time for 1V7 regulator			2	3.6	μs	1
I _{1V7}	Current drawn by 1V7 regulator			105		μΑ	2
F _{DCDC}	DC/DC converter current conversion factor.		0.65 ⁴		1.2 ⁴		1

- 1. Add 1 μA to the current value if the device is used in Low voltage mode.
- 2. This number includes the current used by the automated power and clock management system.
- 3. For details on 1 MHz mode, see Section 4.2 "Timer/counters (TIMER)" on page 32.
- 4. F_{DCDC} will vary depending on VDD and internal radio current consumption (I_{DD}). Please refer to the *nRF51 Series Reference Manual*, v3.0 or later, for a method to calculate I_{DD,DCDC}. See *Figure 11* on page 50 for a DC/DC conversion factor chart.

Table 32 Power management



8.3 Block resource requirements

DI. J	ID.		Resource re	quirements		6
Block	ID	1V2	HFCLK ¹	LFCLK	1V7	Comment
Radio	1	Х	х			Requires HFCLK XOSC.
UART	2	Х	х			When receiver or transmitter are STARTed.
SPIS	4	х	Х			Requested when CSN asserts.
SPI	3, 4	х	Х			
TWI	3, 4	Х	Х			
GPIOTE	6	Х	Х			Only in input mode.
ADC	7	Х	Х			Requires HFCLK XOSC.
TIMER	8, 9, 10		Х			Requires 1V2 when a TIMER EVENT is triggered.
RTC	11, 17			Х		HFCLK will be requested if the LFCLK is synthesized from HFCLK.
TEMP	12	Х	Х			Requires HFCLK XOSC.
RNG	13	х	Х			
ECB	14	Х	Х			
WDT	16			Х		HFCLK will be requested if the LFCLK is synthesized from HFCLK.
QDEC	18	х	Х			
LPCOMP	19					No resources required.
CPU		Х	Х		Х	

^{1.} HFCLK could be one of the following; RC16M, XO16M, or XO32M.

Table 33 Clock and power requirements for different blocks

8.4 CPU

Symbol	Description	Min.	Тур.	Max.	Units	Test level
I _{CPU, FLASH}	Run current at 16 MHz (XOSC). Executing code from flash memory.		4.1 ¹		mA	2
I _{CPU, RAM}	Run current at 16 MHz (XOSC). Executing code from RAM.		2.4 ²		mA	1
I _{START} , CPU	CPU startup current.		600		μΑ	1
t _{START} , CPU	IDLE to CPU execute.	0 ³			μs	1

- 1. Includes CPU, flash, 1V2, 1V7, RC16M.
- 2. Includes CPU, RAM, 1V2, RC16M.
- 3. t_{1V2} if 1V2 regulator is not running already.

Table 34 CPU specifications



8.5 Radio transceiver

8.5.1 General radio characteristics

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
f _{OP}	Operating frequencies.	1 MHz channel spacing.	2400		2483	MHz	N/A
PLL _{res}	PLL programming resolution.			1		MHz	N/A
Δf250	Frequency deviation at 250 kbps.			±170		kHz	2
Δf_{1M}	Frequency deviation at 1 Mbps.			±170		kHz	2
Δf_{2M}	Frequency deviation at 2 Mbps.			±320		kHz	2
Δf_{BLE}	Frequency deviation at BLE.		±225	±250	±275	kHz	4
bps _{FSK}	On-air data rate.		250		2000	kbps	N/A

Table 35 General radio characteristics

8.5.2 Radio current consumption with DC/DC disabled

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
I _{TX,+4dBm}	TX only run current at $P_{OUT} = +4 \text{ dBm}$.	1		16		mA	4
I _{TX,0dBm}	TX only run current at $P_{OUT} = 0$ dBm.	1		10.5		mA	4
I _{TX,-4dBm}	TX only run current at $P_{OUT} = -4 \text{ dBm}$.	1		8		mA	2
I _{TX,-8dBm}	TX only run current at $P_{OUT} = -8 \text{ dBm}$.	1		7		mA	2
I _{TX,-12dBm}	TX only run current at $P_{OUT} = -12 \text{ dBm}$.	1		6.5		mA	2
I _{TX,-16dBm}	TX only run current at $P_{OUT} = -16 \text{ dBm}$.	1		6		mA	2
I _{TX,-20dBm}	TX only run current at $P_{OUT} = -20 \text{ dBm}$.	1		5.5		mA	2
I _{TX,-30dBm}	TX only run current at $P_{OUT} = -30 \text{ dBm}$.	1		5.5		mA	2
I _{START,TX}	TX startup current.	2		7		mA	1
I _{RX,250}	RX only run current at 250 kbps.			12.6		mA	1
I _{RX,1M}	RX only run current at 1 Mbps.			13		mA	4
I _{RX,2M}	RX only run current at 2 Mbps.			13.4		mA	1
I _{START,RX}	RX startup current.	3		8.7		mA	1

- 1. Valid for data rates 250 kbps, 1 Mbps, and 2 Mbps.
- 2. Average current consumption (at 0 dBm TX output power) for TX startup (130 μ s), and when changing mode from RX to TX (130 μ s).
- 3. Average current consumption for RX startup (130 μ s), and when changing mode from TX to RX (130 μ s).

Table 36 Radio current consumption with DC/DC disabled (NOC, VDD = 3 V)



8.5.3 Radio current consumption with DC/DC enabled

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
I _{TX,+4dBm}	TX only run current at $P_{OUT} = +4 \text{ dBm}$.	1		11.8		mA	2
I _{TX,0dBm}	TX only run current at $P_{OUT} = 0$ dBm.	1		8.0		mA	2
I _{TX,-4dBm}	TX only run current at $P_{OUT} = -4 \text{ dBm}$.	1		6.3		mA	2
I _{TX,-8dBm}	TX only run current at $P_{OUT} = -8 \text{ dBm}$.	1		5.6		mA	2
I _{TX,-12dBm}	TX only run current at $P_{OUT} = -12 \text{ dBm}$.	1		5.3		mA	2
I _{TX,-16dBm}	TX only run current at $P_{OUT} = -16$ dBm.	1		5.0		mA	2
I _{TX,-20dBm}	TX only run current at $P_{OUT} = -20 \text{ dBm}$.	1		4.7		mA	2
I _{TX,-30dBm}	TX only run current at $P_{OUT} = -30$ dBm.	1		4.7		mA	2
I _{RX,1M}	RX only run current at 1 Mbps.			9.7		mA	2

^{1.} Valid for data rates 250 kbps, 1 Mbps, and 2 Mbps.

Table 37 Radio current consumption with DC/DC enabled (NOC, VDD = 3 V)




Figure 11 DC/DC conversion factor as function of VDD

See Power chapter in the nRF51 Series Reference Manual on how to use the DC/DC conversion factor to calculate the actual power consumption.



8.5.4 Transmitter specifications

Symbol	Description	Min.	Тур.	Max.	Units	Test level
P _{RF}	Maximum output power.		4		dBm	4
P_{RFC}	RF power control range.	20	24		dB	2
PRFCR	RF power accuracy.			±4	dB	1
P _{WHISP}	RF power whisper mode.		-30		dBm	2
P _{BW2}	20 dB bandwidth for modulated carrier (2 Mbps).		1800	2000	kHz	2
P _{BW1}	20 dB bandwidth for modulated carrier (1 Mbps).		950	1100	kHz	2
P _{BW250}	20 dB bandwidth for modulated carrier (250 kbps).		700	800	kHz	2
P _{RF1.2}	1 st Adjacent Channel Transmit Power. ±2 MHz (2 Mbps).			-20	dBc	2
P _{RF2.2}	2 nd Adjacent Channel Transmit Power. ±4 MHz (2 Mbps).			-45	dBc	2
P _{RF1.1}	1 st Adjacent Channel Transmit Power. ±1 MHz (1 Mbps).			-20	dBc	2
P _{RF2.1}	2 nd Adjacent Channel Transmit Power. ±2 MHz (1 Mbps).			-40	dBc	2
P _{RF1.250}	1 st Adjacent Channel Transmit Power. ±1 MHz (250 kbps).			-25	dBc	2
P _{RF2.250}	2 nd Adjacent Channel Transmit Power. ±2 MHz (250 kbps).			-40	dBc	2
t _{TX,30}	Maximum consecutive transmission time, $f_{TOL} < \pm 30 \ ppm$.			16	ms	1
t _{TX,60}	Maximum consecutive transmission time, $f_{TOL} < \pm 60 \ ppm$.			4	ms	1

 Table 38 Transmitter specifications



8.5.5 Receiver specifications

Symbol	Description	Min.	Тур.	Max.	Units	Test level
Receiver ope	ration					
PRX _{MAX}	Maximum received signal strength at < 0.1% PER.		0		dBm	1
PRX _{SENS,2M}	Sensitivity (0.1% BER) at 2 Mbps.		-85		dBm	2
PRX _{SENS,1M}	Sensitivity (0.1% BER) at 1 Mbps.		-90		dBm	2
PRX _{SENS,250k}	Sensitivity (0.1% BER) at 250 kbps.		-96		dBm	2
P _{SENS} IT 1 Mbps BLE	Receiver sensitivity: Ideal transmitter.		-93		dBm	2
P _{SENS} DT 1 Mbps BLE	Receiver sensitivity: Dirty transmitter. ¹		-91		dBm	2
RX selectivity	r - modulated interfering signal ²					
	2 Mbps					
C/I _{CO}	C/I co-channel.		12		dB	2
C/I _{1ST}	1 st ACS, C/I 2 MHz.		-4		dB	2
C/I _{2ND}	2 nd ACS, C/I 4 MHz.		-24		dB	2
C/I _{3RD}	3 rd ACS, C/I 6 MHz.		-28		dB	2
C/I _{6th}	6 th ACS, C/I 12 MHz.		-44		dB	2
C/I _{Nth}	N^{th} ACS, C/I f_i > 25 MHz.		-50		dB	2
	1 Mbps					
C/I _{CO}	C/I co-channel (1 Mbps).		12		dB	2
C/I _{1ST}	1 st ACS, C/I 1 MHz.		4		dB	2
C/I _{2ND}	2 nd ACS, C/I 2 MHz.		-24		dB	2
C/I _{3RD}	3 rd ACS, C/I 3 MHz.		-30		dB	2
C/I _{6th}	6 th ACS, C/I 6 MHz.		-40		dB	2
C/I _{12th}	12 th ACS, C/I 12 MHz.		-50		dB	2
C/I _{Nth}	N^{th} ACS, C/I f_i > 25 MHz.		-53		dB	2



Symbol	Description	Min.	Тур.	Max.	Units	Test level
	250 kbps					
C/I _{CO}	C/I co-channel.		4		dB	2
C/I _{1ST}	1 st ACS, C/I 1 MHz.		-10		dB	2
C/I _{2ND}	2 nd ACS, C/I 2 MHz.		-34		dB	2
C/I _{3RD}	3 rd ACS, C/I 3 MHz.		-39		dB	2
C/I _{6th}	6^{th} ACS, C/I $f_i > 6$ MHz.		-50		dB	2
C/I _{12th}	12 th ACS, C/I 12 MHz.		-55		dB	2
C/I _{Nth}	N^{th} ACS, C/I $f_i > 25$ MHz.		-60		dB	2
	Bluetooth Low Energy RX selectivity					
C/I _{CO}	C/I co-channel.		10		dB	2
C/I _{1ST}	1 st ACS, C/I 1 MHz.		1		dB	2
C/I _{2ND}	2 nd ACS, C/I 2 MHz.		-25		dB	2
C/I _{3+N}	ACS, C/I $(3+n)$ MHz offset $[n = 0, 1, 2,]$.		-51		dB	2
C/I _{Image}	Image blocking level.		-30		dB	2
C/I _{Image±1MHz}	Adjacent channel to image blocking level (±1 MHz).		-31		dB	2
RX intermodu	llation ³					
P_IMD _{2Mbps}	IMD performance, 2 Mbps, 3rd, 4th, and 5th offset channel.		-41		dBm	2
P_IMD _{1Mbps}	IMD performance, 1 Mbps, 3rd, 4th, and 5th offset channel.		-40		dBm	2
P_IMD _{250kbps}	IMD performance, 250 kbps, 3rd, 4th, and 5th offset channel.		-36		dBm	2
P_IMD _{BLE}	IMD performance, 1 Mbps BLE, 3rd, 4th, and 5th offset channel.		-39		dBm	2

- 1. As defined in the Bluetooth Core Specification v4.0 Volume 6: Core System Package (Low Energy Controller Volume).
- 2. Wanted signal level at $P_{IN} = -67$ dBm. One interferer is used, having equal modulation as the wanted signal. The input power of the interferer where the sensitivity equals BER = 0.1% is presented.
- 3. Wanted signal level at P_{IN} = -64 dBm. Two interferers with equal input power are used. The interferer closest in frequency is not modulated, the other interferer is modulated equal with the wanted signal. The input power of interferers where the sensitivity equals BER = 0.1% is presented.

Table 39 Receiver specifications



8.5.6 Radio timing parameters

Symbol	Description	250 k	1 M	2 M	BLE	Jitter	Units
t _{TXEN}	Time between TXEN task and READY event.	132	132	132	140	0	μs
t _{TXDISABLE}	Time between DISABLE task and DISABLED event when the radio was in TX.	10	4	3	4	1	μs
t _{RXEN}	Time between the RXEN task and READY event.	130	130	130	138	0	μs
t _{RXDISABLE}	Time between DISABLE task and DISABLED event when the radio was in RX.	0	0	0	0	1	μs
t _{TXCHAIN}	TX chain delay.	5	1	0.5	1	0	μs
t _{RXCHAIN}	RX chain delay.	12.5	3	2	3	0	μs

Table 40 Radio timing

8.5.7 Antenna matching network requirements

Symbol	Description	Min.	Тур.	Max.	Units	Test level
Z _{QFN48,ANT1,2}	Optimum differential impedance at 2.4 GHz seen into the matching network from pin ANT1 and ANT2 on the QFN48 packet.		15 + j85		Ω	1
Z _{WLCSP,ANT1,2}	Optimum differential impedance at 2.4 GHz seen into the matching network from pin ANT1 and ANT2 on the WLCSP packet.		12.6 + j106		Ω	1

Table 41 Optimum differential load impedance

8.6 Received Signal Strength Indicator (RSSI) specifications

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
RSSI _{ACC}	RSSI accuracy.	Valid range -50 dBm to -80 dBm.			±6	dB	2
RSSI _{RESOLUTION}	RSSI resolution.			1		dB	1
RSSI _{PERIOD}	Sample period.		8.8			μs	1
RSSI _{CURRENT}	Current consumption in addition to I_{RX} .			250		μΑ	1

Table 42 RSSI specifications



8.7 Universal Asynchronous Receiver/Transmitter (UART) specifications

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
I _{UART1M}	Run current at max baud rate.			230		μΑ	1
I _{UART115k}	Run current at 115200 bps.			220		μΑ	1
I _{UART1k2}	Run current at 1200 bps.			210		μΑ	1
f _{UART}	Baud rate for UART.		1.2		1000	kbps	N/A
t _{CTSH}	CTS high time.		1			μs	1

Table 43 UART specifications



Serial Peripheral Interface Slave (SPIS) specifications 8.8

Symbol	Description	Min.	Тур.	Max.	Units	Test level
I _{SPIS125K}	Run current for SPI slave at 125 kbps. 1		180		μΑ	1
I _{SPIS2M}	Run current for SPI slave at 2 Mbps. ¹		183		μΑ	1
f_{SPIS}	Bit rates for SPIS.	0.125		2	Mbps	N/A

1. CSN asserted.




Table 44 SPIS specifications

Figure 12 SPIS timing diagram, one byte transmission, SPI Mode 0

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
t _{DC}	Data to SCK setup.		10			ns	1
t _{DH}	SCK to Data hold.		10			ns	1
t _{CSD}	CSN to Data valid.	Low power mode. ¹ Constant latency mode. ¹			7100 2100	ns	1
t _{CD}	SCK to Data Valid.	$C_{LOAD} = 10 \text{ pF}$			97 ²	ns	1
t _{CL}	SCK Low time.		40			ns	1
t _{CH}	SCK High time.		40			ns	1
t _{CC}	CSN to SCK Setup.	Low power mode. ¹ Constant latency mode. ¹	7000 2000			ns	1
t _{CCH}	Last SCK edge to CSN Hold.		2000			ns	1
t _{CWH}	CSN Inactive time.		300			ns	1
t _{CDZ}	CSN to Output High Z.				40	ns	1
f_{SCK}	SCK frequency.		0.125		2	MHz	1
t _R ,t _F	SCK Rise and Fall time.				100	ns	1

- 1. For more information on how to control the sub power modes, see the nRF51 Series Reference Manual.
- 2. Increases/decreases with 1.2 ns/pF load.

Table 45 SPIS timing parameters



8.9 Serial Peripheral Interface (SPI) Master specifications

Symbol	Description	Min.	Тур.	Max.	Units	Test level
I _{SPI125K}	Run current for SPI master at 125 kbps.		180		μΑ	1
I _{SPI4M}	Run current for SPI master at 4 Mbps.		200		μΑ	1
f _{SPI}	Bit rates for SPI.	0.125		4	Mbps	N/A

Table 46 SPI specifications




Figure 13 SPI timing diagram, one byte transmission, SPI mode 0

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
t _{DC}	Data to SCK setup.		10			ns	1
t _{DH}	SCK to Data hold.		10			ns	1
t _{CD}	SCK to Data valid.	$C_{LOAD} = 10 pF$			97 ¹	ns	1
t _{CL}	SCK Low time.		40			ns	1
t _{CH}	SCK High time.		40			ns	1
f_{SCK}	SCK Frequency.		0.125		4	MHz	1
$t_{R,}t_{F}$	SCK Rise and Fall time.				100	ns	1

^{1.} Increases/decreases with 1.2 ns/pF load.

Table 47 SPI timing parameters



8.10 I2C compatible Two Wire Interface (TWI) specifications

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
I _{2W100K}	Run current for TWI at 100 kbps.			380		μΑ	1
I _{2W400K}	Run current for TWI at 400 kbps.			400		μΑ	1
f_{2W}	Bit rates for TWI.		100		400	kbps	N/A
t _{TWI,START}	Time from STARTRX/STARTTX task is given until start condition.	Low power mode. ¹ Constant latency mode. ¹		3 1	4.4	μs	1

^{1.} For more information on how to control the sub power modes, see the *nRF51 Series Reference Manual*.

Table 48 TWI specifications




Figure 14 SCL/SDA timing

Symbol	Description	Standard Min. Max		ax. Units	Test level
f _{SCL}	SCL clock frequency.	10	0 4	100 kHz	1
t _{HD_STA}	Hold time for START and repeated START condition.	5200	1300	ns	1
t _{SU_DAT}	Data setup time before positive edge on SCL.	300	300	ns	1
t _{HD_DAT}	Data hold time after negative edge on SCL.	300	300	ns	1
t _{SU_STO}	Setup time from SCL goes high to STOP condition.	5200	1300	ns	1
t _{BUF}	Bus free time between STOP and START conditions.	4700	1300	ns	1

Table 49 TWI timing parameters



8.11 GPIO Tasks and Events (GPIOTE) specifications

Symbol	Description	Min.	Тур.	Max.	Units	Test level
I _{GPIOTE,IN}	Run current with 1 or more GPIOTE active channels in Input mode.		22		μΑ	1
I _{GPIOTE,OUT}	Run current with 1 or more GPIOTE active channels in Output mode.		0.1		μΑ	1
I _{GPIOTE,IDLE}	Run current when all channels in Idle mode. PORT event can be generated with a delay of up to t_{1V2} .		0.1		μΑ	1

Table 50 GPIOTE specifications

Note: Setting up one or more GPIO DETECT signals to generate PORT EVENT, which can be used either as a wakeup source or to give an interrupt, will not lead to an increase of the current consumption.



8.12 Analog to Digital Converter (ADC) specifications

Note: HFCLK XOSC is required to get the stated ADC accuracy.

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
DNL _{10b}	Differential non-linearity (10 bit mode).			< 1		LSB	2
INL _{10b}	Integral non-linearity (10 bit mode).			2		LSB	2
V _{OS}	Offset error.		-2		+2	%	2
e_{G}	Gain error.	1	-2		+2	%	2
V_{REF_VBG}	Internal Band Gap reference voltage (VBG).			1.20 V		V	2
V _{REF_VBG_ERR}	Internal Band Gap reference voltage error.		-1.5		+1.5	%	2
TC _{REF_VBG_DRIFT}	Internal Band Gap reference voltage drift.		-200		+200	ppm/°C	2
V _{REF_EXT}	External reference voltage (AREF0/1).		0.83	1.2	1.3	V	1
V _{REF_} VDD_LIM	Limited supply voltage range for ADC using VDD with prescaler as the reference. CONFIG.REFSEL =						
	SupplyOneHalfPrescaling CONFIG.REFSEL = SupplyOneThirdPrescaling		1.7 2.5		2.6 3.6	V	1
t _{ADC10b}	Time required to convert a single sample in 10 bit mode.			68		μs	1
t _{ADC9b}	Time required to convert a single sample in 9 bit mode.			36		μs	1
t _{ADC8b}	Time required to convert a single sample in 8 bit mode.			20		μs	1
I _{ADC}	Current drawn by ADC during conversion.			260		μΑ	1
ADC_ERR_1V8				3		LSB	2
ADC_ERR_2V2	Absolute error when used for battery measurement at			2		LSB	2
ADC_ERR_2V6	1.8 V, 2.2 V, 2.6 V, 3.0 V, and	2		1		LSB	2
ADC_ERR_3V0	3.4 V.			1		LSB	2
ADC_ERR_3V4				1		LSB	2

^{1.} Source impedance less than 5 k Ω .

Table 51 Analog to Digital Converter (ADC) specifications

^{2.} Internal reference, input from VDD/3, 10 bit mode.



8.13 Timer (TIMER) specifications

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
I _{TIMER0/1/2}	Timer current when running from HFCLK in 16 MHz mode.			30		μΑ	1
I _{TIMERO/1/2,1M}	Timer current when running from HFCLK in 1 MHz mode.			4		μΑ	1
t _{TIMER,START}	Time from START task is given until timer starts counting.			0.25		μs	1

Table 52 Timer specifications

8.14 Real Time Counter (RTC)

Symbol	Description	Min.	Тур.	Max.	Units	Test level
I _{RTC}	Timer (LFCLK source).		0.1		μΑ	1

Table 53 RTC

8.15 Temperature sensor (TEMP)

Note: HFCLK XOSC is required to get the stated accuracy.

Symbol	Description	Min.	Тур.	Max.	Units	Test level
I _{TEMP}	Run current for Temperature sensor.		185		μΑ	1
t _{TEMP}	Time required for temperature measurement.		35		μs	1
T _{RANGE}	Temperature sensor range.	-25		75	°C	N/A
T _{ACC}	Temperature sensor accuracy. 1	-4		+4	°C	N/A
T _{RES}	Temperature sensor resolution.		0.25		°C	1

Stated temperature accuracy is valid in the range 0 to 60°C.
 Temperature accuracy outside the 0 to 60°C range is ± 8°C.

Table 54 Temperature sensor



8.16 Random Number Generator (RNG) specifications

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
I _{RNG}	Run current at 16 MHz.			60		μΑ	1
t _{RNG,RAW}	Run time per byte in RAW mode.	Uniform distribution of 0 and 1 is not guaranteed.		167		μs	1
t _{RNG,UNI}	Run time per byte in Uniform mode.	Uniform distribution of 0 and 1 is guaranteed. Time to generate a byte cannot be guaranteed.		677		μs	1

Table 55 Random Number Generator (RNG) specifications

8.17 AES Electronic Codebook Mode Encryption (ECB) specifications

Symbol	Description	Min.	Тур.	Max.	Units	Test level
I _{ECB}	Run current for ECB.		550		μΑ	1
t _{STARTECB} , ENDECB	Time for a 16 byte AES block encrypt.		8.5	17	μs	1

Table 56 ECB specifications

8.18 AES CCM Mode Encryption (CCM) specifications

Symbol	Description	Min.	Тур.	Max.	Units	Test level
I_{CCM}	Run current for CCM.		550		μΑ	1

Table 57 CCM specifications

8.19 Accelerated Address Resolver (AAR) specifications

Symbol	Description	Min.	Тур.	Max.	Units	Test level
I _{AAR}	Run current for AAR.		550		μΑ	1
t _{START,RESOLVED}	Time for address resolution of 8 IRKs.		68		μs	1

Table 58 AAR specifications



8.20 Watchdog Timer (WDT) specifications

Symbol	Description	Min.	Тур.	Max.	Units	Test level
I _{WDT}	Run current for watchdog timer.		0.1		μΑ	1
t _{WDT}	Time out interval, watchdog timer.	30 µs		36 hrs		1

Table 59 Watchdog Timer specifications

8.21 Quadrature Decoder (QDEC) specifications

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
I _{QDEC}				12		μΑ	1
t _{SAMPLE}	Time between sampling signals from quadrature decoder.		128		16384	μs	N/A
t _{LED}	Time from LED is turned on to signals are sampled.	Only valid for optical sensors.	0		511	μs	N/A

Table 60 Quadrature Decoder specifications



8.22 Non-Volatile Memory Controller (NVMC) specifications

Flash write is done by executing a program that writes one word (32 bit) consecutively after the other to the flash memory.

The program doing the flash writes could be set up to run from flash or from RAM. The timing of one flash write operation depends on whether the next instructions following the flash write will be fetched from flash or from RAM. Any fetch from flash done before the write operation is finished will give t_{WRITE,FLASH} timing.

The flash memory is organized in 256 byte rows starting at CODE and UICR start address. Crossing from one row to another will affect the flash write timing when running from RAM.

The time it takes to program the flash memory will depend on different parameters:

- Whether the program doing the flash write is running from RAM or running from flash.
- When running from RAM we will have different timing for:
 - First write operation.
 - · Repeated write operations within the same row.
 - Repeated write operation that are crossing from one row to another.

Symbol	Description	Note	Min.	Тур.	Max.	Units	Test level
t _{ERASEALL}	Erase flash memory.	1, 2			22.3	ms	1
t _{PAGEERASEALL}	Erase page in flash memory.	1, 2			22.3	ms	1
t _{WRITE,FLASH}	Program running from flash. Write one word to flash memory.	1, 3			46.3	μs	1
t _{WRITE,RAM,1st}	Program running from RAM. Write the first word to flash memory.	1			39.3	μs	1
t _{WRITE,RAM,2nd}	Program running from RAM. Repeated writes operations following the first, within the same row.	1			22.3	μs	1
t _{WRITE,RAM,3rd}	Program running from RAM. Repeated write operation, new word is located on a different row compare to the previous write.	1			46.3	μs	1

- 1. Max timing is assuming using RC16M, worst case tolerance.
- 2. The CPU will be halted for the duration of NVMC operations if the CPU tries to fetch data/code from the flash memory.
- 3. The CPU will be halted for the duration of NVMC operations.

Table 61 NVMC specifications



8.23 General Purpose I/O (GPIO) specifications

Symbol	Parameter (condition)	Note	Min.	Тур.	Max.	Units
V _{IH}	Input high voltage.		0.7 VDD		VDD	V
V_{IL}	Input low voltage.		VSS		0.3 VDD	V
V _{OH}	Output high voltage (std. drive, 0.5 mA).		VDD-0.3		VDD	V
V_{OH}	Output high voltage (high-drive, 5 mA).	1	VDD-0.3		VDD	V
V _{OL}	Output low voltage (std. drive, 0.5 mA).		VSS		0.3	V
V_{OL}	Output low voltage (high-drive, 5 mA).		VSS		0.3	V
R_{PU}	Pull-up resistance.		11	13	16	kΩ
R_{PD}	Pull-down resistance.		11	13	16	kΩ

^{1.} Maximum number of pins with 5 mA high drive is 3.

Table 62 General Purpose I/O (GPIO) specifications

8.24 Low Power Comparator (LPCOMP) specifications

Symbol	Description	Min.	Тур.	Max.	Units	Test level
I_{LPC}	Run current for LPCOMP.		0.5		μΑ	1
t _{LPCANADETOFF}	Time from VIN crossing to ANADETECT signal generated when in System OFF.			15 ¹	μs	1
t _{LPCANADETON}	Time from VIN crossing to ANADETECT signal generated when in System ON.			15 ¹	μs	1
t _{LPCOMPSTARTUP}	Startup time for the Low Power Comparator.			40	μs	1

^{1.} For 50 mV overdrive

Table 63 Low power comparator specifications




9 Mechanical specifications

This chapter covers the mechanical specifications for all chip variants of the nRF51822. The following table lists the cross references to the package sections describing each package variant.

Package	Cross references
QFN48	Section 9.1 "QFN48 package" on page 66
CDAB	Section 9.2 "CDAB WLCSP package" on page 67
CEAA	Section 9.3 "CEAA WLCSP package" on page 68
CFAC	Section 9.4 "CFAC WLCSP package" on page 69

Table 64 Cross references to package variants

9.1 QFN48 package







Figure 15 QFN486x6mm package


Package	Α	A 1	А3	b	D, E	D2, E2	e	K	L	
QFN48 (6 x 6)	0.80 0.85 0.90	0.00 0.02 0.05	0.2	0.15 0.20 0.25	6.0	4.50 4.60 4.70	0.4	0.20	0.35 0.40 0.45	Min. Nom. Max.

Table 65 QFN48 dimensions in millimeters




9.2 CDAB WLCSP package





TOP VIEW

BOTTOM VIEW



SIDE VIEW


Figure 16 CDAB WLCSP package

Package	Α	A 1	А3	b	D	E	D2	E2	е	K	L	
CDAB WLCSP	0.50 0.55	0.15	0.33 0.35 0.37	0.20	3.45 3.50 3.55		3.2	2.8	0.4	1.41	1.61	Min. Nom. Max.


Table 66 CDAB WLCSP package dimensions in millimeters




9.3 CEAA WLCSP package







BOTTOM VIEW



SIDE VIEW


Figure 17 CEAA WLCSP package


Package	Α	A 1	А3	b	D	E	D2	E2	е	K	L	
CEAA WLCSP	0.50 0.55	0.12 0.15 0.18	0.33 0.35 0.37		3.45 3.50 3.55	3.78 3.83 3.88	3.2	3.2	0.4	1.66	1.61	Min. Nom. Max.

Table 67 CEAA WLCSP package dimensions in millimeters




9.4 CFAC WLCSP package





TOP VIEW

BOTTOM VIEW



SIDE VIEW

Figure 18 CFAC WLCSP package

Package	Α	A 1	А3	b	D	E	D2	E 2	е	K	L	
CFAC WLCSP	0.50 0.55		0.33 0.35 0.37	0.20	3.78 3.83 3.88	3.78 3.83 3.88	3.2	3.2	0.4	1.66	1.78	Min. Nom. Max.

Table 68 CFAC WLCSP package dimensions in millimeters



10 Ordering information

10.1 Chip marking

N	5	1	8	2	2
<p< th=""><th>P></th><th><v< th=""><th>V></th><th><h></h></th><th><p></p></th></v<></th></p<>	P>	<v< th=""><th>V></th><th><h></h></th><th><p></p></th></v<>	V>	<h></h>	<p></p>
<y< th=""><th>Y></th><th><w< th=""><th>W></th><th><l< th=""><th>L></th></l<></th></w<></th></y<>	Y>	<w< th=""><th>W></th><th><l< th=""><th>L></th></l<></th></w<>	W>	<l< th=""><th>L></th></l<>	L>

Table 69 Package marking

10.2 Inner box label




Figure 19 Inner box label



10.3 Outer box label




Figure 20 Outer box label

10.4 Order code



Table 70 Order code



10.5 Abbreviations

Abbreviation	Definition and Implemented Codes
N51/nRF51	nRF51 series product
822	Part code
<pp></pp>	Package code
<vv></vv>	Variant code
<h><p><f></f></p></h>	Build code H - Hardware version code P - Production configuration code (production site, etc.) F - Firmware version (Only visible on shipping container label)
<yy><ww><ll></ll></ww></yy>	Tracking code YY - Year code WW - Assembly week number LL - Wafer lot code
<cc></cc>	Container code

Table 71 Abbreviations



10.6 Code ranges and values

<pp></pp>	Packet	Size (mm)	Pin/Ball Count	Pitch (mm)
QF	QFN	6 x 6	48	0.4
CD	WLCSP	3.50 x 3.33	56	0.4
CE	WLCSP	3.50 x 3.83	62	0.4
CF	WLCSP	3.83 x 3.83	62	0.4

Table 72 Package codes

<vv></vv>	Flash (kB)	RAM (kB)	DC/DC Bond-out
AA	256	16	YES
AB	128	16	YES
AC	256	32	YES

Table 73 Variant codes

<h></h>	Description
[AZ]	Hardware version/revision identifier (incremental)

Table 74 Hardware version codes

<p></p>	Description
[09]	Production device identifier (incremental)
[AZ]	Engineering device identifier (incremental)

Table 75 Production version codes

< F >	Description
[AN, PZ]	Version of programmed firmware
[0]	Delivered without preprogrammed firmware

Table 76 Firmware version codes

<yy></yy>	Description
[1299]	Production year: 2012 to 2099

Table 77 Year codes



<ww></ww>		
[152]	Week of production	

Table 78 Week codes

<ll></ll>	Description
[AAZZ]	Wafer production lot identifier

Table 79 Lot codes

<cc></cc>	Description	
R7	7" Reel	
R	13" Reel	
Т	Tray	

Table 80 Container codes



10.7 Product options

10.7.1 nRF ICs

Order code	MOQ ¹
nRF51822-QFAA-R7 nRF51822-QFAB-R7 nRF51822-QFAC-R7	1000
nRF51822-QFAA-R nRF51822-QFAB-R nRF51822-QFAC-R	3000
nRF51822-CEAA-R7 nRF51822-CDAB-R7 nRF51822-CFAC-R7	1500
nRF51822-CEAA-R nRF51822-CDAB-R nRF51822-CFAC-R	7000
nRF51822-QFAA-T nRF51822-QFAB-T nRF51822-QFAC-T	490

^{1.} Minimum Order Quantity.

Table 81 Order code

10.7.2 Development tools

Order code	Description
nRF51-DK ¹	nRF51 Bluetooth Smart/ANT/2.4 GHz RF Development Kit
nRF51-Dongle ¹	nRF51 USB dongle for emulator, sniffer, firmware development

^{1.} Uses the nRF51422-QFAC version of the chip (capable of running both *Bluetooth* low energy and ANT).

Table 82 Development tools



11 Reference circuitry

For the following reference layouts, C_pcb1 and C_pcb2, between X1 and XC1/XC2, is estimated to 0.5 pF each.

The exposed center pad of the QFN48 package must be connected to supply ground for proper device operation.

11.1 PCB guidelines

A well designed PCB is necessary to achieve good RF performance. A poor layout can lead to loss in performance or functionality. A qualified RF layout for the IC and its surrounding components, including matching networks, can be downloaded from www.nordicsemi.com.

To ensure optimal performance it is essential that you follow the schematics- and layout references closely. Especially in the case of the antenna matching circuitry (components between device pins ANT1,ANT2, VDD_PA and the antenna), any changes to the layout can change the behavior, resulting in degradation of RF performance or a need to change component values. All the reference circuits are designed for use with a 50 ohm single end antenna.

A PCB with a minimum of two layers, including a ground plane, is recommended for optimal performance. On PCBs with more than two layers, put a keep-out area on the inner layers directly below the antenna matching circuitry (components between device pins ANT1, ANT2, VDD_PA, and the antenna) to reduce the stray capacitances that influence RF performance.

A matching network is needed between the differential RF pins **ANT1** and **ANT2** and the antenna, to match the antenna impedance (normally 50 ohm) to the optimum RF load impedance for the chip. For optimum performance, the impedance for the matching network should be set as described in **Section 8.5.7 "Antenna matching network requirements"** on page 54 along with the recommended QFN48 package reference circuitry from **Section 11.3 "QFAA QFN48 package"** on page 79 and WLCSP package reference circuitry from **Section 11.7 "CEAA WLCSP package"** on page 103.

The DC supply voltage should be decoupled as close as possible to the VDD pins with high performance RF capacitors. See the schematics for recommended decoupling capacitor values. The supply voltage for the chip should be filtered and routed separately from the supply voltages of any digital circuitry.


Long power supply lines on the PCB should be avoided. All device grounds, VDD connections, and VDD bypass capacitors must be connected as close as possible to the IC. For a PCB with a topside RF ground plane, the VSS pins should be connected directly to the ground plane. For a PCB with a bottom ground plane, the best technique is to have via holes as close as possible to the VSS pads. A minimum of one via hole should be used for each VSS pin.

Full-swing digital data or control signals should not be routed close to the crystal or the power supply lines. Capacitive loading of full-swing digital output lines should be minimized in order to avoid radio interference.




11.1.1 PCB layout example

The PCB layout shown in *Figure 21* is a reference layout for the QFN package with internal LDO setup. For all available reference layouts, see the Reference Layout section on the Downloads tab for the different chip variants on www.nordicsemi.com.




No components in bottom layer





Top view



Bottom view

Figure 21 PCB layout example for QFN48 package with internal LDO setup



11.2 Reference design schematics

The following sections covers the reference design schematics for all chip variants of the nRF51822. *Table 83* lists the cross references to the package sections describing each package variant.

For package	See section:
QFAA	Section 11.3 "QFAA QFN48 package" on page 79
QFAB	Section 11.4 "QFAB QFN48 package" on page 85
QFAC	Section 11.5 "QFAC QFN48 package" on page 91
CDAB	Section 11.6 "CDAB WLCSP package" on page 97
CEAA	Section 11.7 "CEAA WLCSP package" on page 103
CFAC	Section 11.8 "CFAC WLCSP package" on page 109

Table 83 Cross references to the reference design variants



11.3 QFAA QFN48 package

Documentation for the QFAA QFN48 package reference circuit, including Altium Designer files, PCB layout files, and PCB production files can be downloaded from www.nordicsemi.com.

11.3.1 QFAA QFN48 schematic with internal LDO setup




Figure 22 QFAA QFN48 with internal LDO setup



11.3.1.1 Bill of Materials

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C4	1.0 pF	Capacitor, NP0, ±0.1 pF	0402
C5	2.2 pF	Capacitor, NP0, ±0.1 pF	0402
C6	1.5 pF	Capacitor, NP0, ±0.1 pF	0402
C7, C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	10 nH	High frequency chip inductor ±5%	0402
L3	3.3 nH	High frequency chip inductor ±5%	0402
U1	nRF51822-QFAA	RF SoC	QFN40P600X600X90-48N
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 84 QFAA QFN48 with internal LDO setup



11.3.2 QFAA QFN48 schematic with low voltage mode setup




Figure 23 QFAA QFN48 with low voltage mode setup



11.3.2.1 Bill of Materials

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C4	1.0 pF	Capacitor, NP0, ±0.1 pF	0402
C5	2.2 pF	Capacitor, NP0, ±0.1 pF	0402
C6	1.5 pF	Capacitor, NP0, ±0.1 pF	0402
C7, C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	10 nH	High frequency chip inductor ±5%	0402
L3	3.3 nH	High frequency chip inductor ±5%	0402
U1	nRF51822-QFAA	RF SoC	QFN40P600X600X90-48N
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 85 QFAA QFN48 with low voltage mode setup



11.3.3 QFAA QFN48 schematic with DC/DC converter setup




Figure 24 QFAA QFN48 with DC/DC converter setup



11.3.3.1 Bill of Materials

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C4	1.0 pF	Capacitor, NP0, ±0.1 pF	0402
C5	2.2 pF	Capacitor, NP0, ±0.1 pF	0402
C6	1.5 pF	Capacitor, NP0, ±0.1 pF	0402
C7	4.7 μF	Capacitor, X5R, ±10%	0603
C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
C12	1.0 μF	Capacitor, X7R, ±10%	0603
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	10 nH	High frequency chip inductor ±5%	0402
L3	3.3 nH	High frequency chip inductor ±5%	0402
L4	10 μΗ	Chip inductor, $I_{DC,min} = 50 \text{ mA}, \pm 20\%$	0603
L5	15 nH	High frequency chip inductor ±10%	0402
U1	nRF51822-QFAA	RF SoC	QFN40P600X600X90-48N
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 86 QFAA QFN48 with DC/DC converter setup



11.4 QFAB QFN48 package

Documentation for the QFAB QFN48 package reference circuit, including Altium Designer files, PCB layout files, and PCB production files can be downloaded from www.nordicsemi.com.

11.4.1 QFAB QFN48 schematic with internal LDO setup




Figure 25 QFAB QFN48 with internal LDO setup



11.4.1.1 Bill of Materials

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C4	1.0 pF	Capacitor, NP0, ±0.1 pF	0402
C5	2.2 pF	Capacitor, NP0, ±0.1 pF	0402
C6	1.5 pF	Capacitor, NP0, ±0.1 pF	0402
C7, C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	10 nH	High frequency chip inductor ±5%	0402
L3	3.3 nH	High frequency chip inductor ±5%	0402
U1	nRF51822-QFAB	RF SoC	QFN40P600X600X90-48N
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 87 QFAB QFN48 with internal LDO setup



11.4.2 QFAB QFN48 schematic with low voltage mode setup




Figure 26 QFAB QFN48 with low voltage mode setup



11.4.2.1 Bill of Materials

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C4	1.0 pF	Capacitor, NP0, ±0.1 pF	0402
C5	2.2 pF	Capacitor, NP0, ±0.1 pF	0402
C6	1.5 pF	Capacitor, NP0, ±0.1 pF	0402
C7, C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	10 nH	High frequency chip inductor ±5%	0402
L3	3.3 nH	High frequency chip inductor ±5%	0402
U1	nRF51822-QFAB	RF SoC	QFN40P600X600X90-48N
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 88 QFAB QFN48 with low voltage mode setup



11.4.3 QFAB QFN48 schematic with DC/DC converter setup




Figure 27 QFAB QFN48 with DC/DC converter setup



11.4.3.1 Bill of Materials

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C4	1.0 pF	Capacitor, NP0, ±0.1 pF	0402
C5	2.2 pF	Capacitor, NP0, ±0.1 pF	0402
C6	1.5 pF	Capacitor, NP0, ±0.1 pF	0402
C7	4.7 μF	Capacitor, X5R, ±10%	0603
C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
C12	1.0 μF	Capacitor, X7R, ±10%	0603
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	10 nH	High frequency chip inductor ±5%	0402
L3	3.3 nH	High frequency chip inductor ±5%	0402
L4	10 μΗ	Chip inductor, $I_{DC,min} = 50 \text{ mA}, \pm 20\%$	0603
L5	15 nH	High frequency chip inductor ±10%	0402
U1	nRF51822-QFAB	RF SoC	QFN40P600X600X90-48N
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 89 QFAB QFN48 with DC/DC converter setup



11.5 QFAC QFN48 package

Documentation for the QFAC QFN48 package reference circuit, including Altium Designer files, PCB layout files, and PCB production files can be downloaded from www.nordicsemi.com.

11.5.1 QFAC QFN48 schematic with internal LDO setup




Figure 28 QFAC QFN48 with internal LDO setup



11.5.1.1 Bill of Materials

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C4	1.0 pF	Capacitor, NP0, ±0.1 pF	0402
C5	3.9 pF	Capacitor, NP0, ±0.1 pF	0402
C6	1.5 pF	Capacitor, NP0, ±0.1 pF	0402
C7, C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
L1	4.7 nH	High frequency chip inductor $\pm 5\%$	0402
L2	27 nH	High frequency chip inductor ±5%	0402
L3	3.3 nH	High frequency chip inductor ±5%	0402
U1	nRF51822-QFAC	RF SoC	QFN40P600X600X90-48N
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 90 QFAC QFN48 with internal LDO setup



11.5.2 QFAC QFN48 schematic with low voltage mode setup




Figure 29 QFAC QFN48 with low voltage mode setup



11.5.2.1 Bill of Materials

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C4	1.0 pF	Capacitor, NP0, ±0.1 pF	0402
C5	3.9 pF	Capacitor, NP0, ±0.1 pF	0402
C6	1.5 pF	Capacitor, NP0, ±0.1 pF	0402
C7, C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
L1	4.7 nH	High frequency chip inductor $\pm 5\%$	0402
L2	27 nH	High frequency chip inductor ±5%	0402
L3	3.3 nH	High frequency chip inductor ±5%	0402
U1	nRF51822-QFAC	RF SoC	QFN40P600X600X90-48N
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 91 QFAC QFN48 with low voltage mode setup



11.5.3 QFAC QFN48 schematic with DC/DC converter setup




Figure 30 QFAC QFN48 with DC/DC converter setup



11.5.3.1 Bill of Materials

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C4	1.0 pF	Capacitor, NP0, ±0.1 pF	0402
C5	3.9 pF	Capacitor, NP0, ±0.1 pF	0402
C6	1.5 pF	Capacitor, NP0, ±0.1 pF	0402
C7	4.7 μF	Capacitor, X5R, ±10%	0603
C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
C12	1.0 μF	Capacitor, X7R, ±10%	0603
L1	4.7 nH	High frequency chip inductor ±5%	0402
L2	27 nH	High frequency chip inductor ±5%	0402
L3	3.3 nH	High frequency chip inductor ±5%	0402
L4	10 μΗ	Chip inductor, $I_{DC,min} = 50 \text{ mA}, \pm 20\%$	0603
L5	15 nH	High frequency chip inductor ±10%	0402
U1	nRF51822-QFAC	RF SoC	QFN40P600X600X90-48N
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 92 QFAC QFN48 with DC/DC converter setup



11.6 CDAB WLCSP package

Documentation for the CDAB WLCSP package reference circuit, including Altium Designer files, PCB layout files, and PCB production files, can be downloaded from www.nordicsemi.com.

11.6.1 CDAB WLCSP schematic with internal LDO setup




Figure 31 CDAB WLCSP with internal LDO setup



11.6.1.1 Bill of Materials

Designator	Value	Description	Footprint
B1	BAL-NRF02D3	ST Microelecronics, 50 Ω balun transformer for 2.45 GHz ISM	BAL-ST-WLCSP
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C7, C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
U1	nRF51822-CDAB	RF SoC	BGA62C40P9X9_383X350X55
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 93 CDAB WLCSP with internal LDO setup



11.6.2 CDAB WLCSP schematic with low voltage mode setup




Figure 32 CDAB WLCSP with low voltage mode setup



11.6.2.1 Bill of Materials

Designator	Value	Description	Footprint
B1	BAL-NRF02D3	ST Microelectronics, 50 Ω balun transformer for 2.45 GHz ISM	BAL-ST-WLCSP
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C7, C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
U1	nRF51822-CDAB	RF SoC	BGA62C40P9X9_383X350X55
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 94 CDAB WLCSP with low voltage mode setup



11.6.3 CDAB WLCSP schematic with DC/DC converter setup




Figure 33 CDAB WLCSP with DC/DC converter setup



11.6.3.1 Bill of Materials

Designator	Value	Description	Footprint
B1	BAL-NRF02D3	ST Microelectronics, 50 Ω balun transformer for 2.45 GHz ISM	BAL-ST-WLCSP
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C7	4.7 μF	Capacitor, X5R, ±10%	0603
C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
C12	1.0 μF	Capacitor, X7R, ±10%	0603
L4	10 μΗ	Chip inductor, $I_{DC,min} = 50 \text{ mA}, \pm 20\%$	0603
L5	15 nH	High frequency chip inductor ±10%	0402
U1	nRF51822-CDAB	RF SoC	BGA62C40P9X9_383X350X55
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 95 CDAB WLCSP with DC/DC converter setup



11.7 CEAA WLCSP package

Documentation for the CEAA WLCSP package reference circuit, including Altium Designer files, PCB layout files, and PCB production files, can be downloaded from www.nordicsemi.com.

11.7.1 CEAA WLCSP schematic with internal LDO setup




Figure 34 CEAA WLCSP with internal LDO setup



11.7.1.1 Bill of Materials

Designator	Value	Description	Footprint
B1	BAL-NRF02D3	ST Microelecronics, 50 Ω balun transformer for 2.45 GHz ISM	BAL-ST-WLCSP
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C7, C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
U1	nRF51822-CEAA	RF SoC	BGA62C40P9X9_383X350X55
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 96 CEAA WLCSP with internal LDO setup



11.7.2 CEAA WLCSP schematic with low voltage mode setup




Figure 35 CEAA WLCSP with low voltage mode setup



11.7.2.1 Bill of Materials

Designator	Value	Description	Footprint
В1	BAL-NRF02D3	ST Microelectronics, 50 Ω balun transformer for 2.45 GHz ISM	BAL-ST-WLCSP
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C7, C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
U1	nRF51822-CEAA	RF SoC	BGA62C40P9X9_383X350X55
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 97 CEAA WLCSP with low voltage mode setup



11.7.3 CEAA WLCSP schematic with DC/DC converter setup




Figure 36 CEAA WLCSP with DC/DC converter setup



11.7.3.1 Bill of Materials

Designator	Value	Description	Footprint
B1	BAL-NRF02D3	ST Microelectronics, 50 Ω balun transformer for 2.45 GHz ISM	BAL-ST-WLCSP
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C7	4.7 μF	Capacitor, X5R, ±10%	0603
C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
C12	1.0 μF	Capacitor, X7R, ±10%	0603
L4	10 μΗ	Chip inductor, $I_{DC,min} = 50 \text{ mA}, \pm 20\%$	0603
L5	15 nH	High frequency chip inductor ±10%	0402
U1	nRF51822-CEAA	RF SoC	BGA62C40P9X9_383X350X55
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 98 CEAA WLCSP with DC/DC converter setup



11.8 CFAC WLCSP package

Documentation for the CFAC WLCSP package reference circuit, including Altium Designer files, PCB layout files, and PCB production files, can be downloaded from www.nordicsemi.com.

11.8.1 CFAC WLCSP schematic with internal LDO setup




Figure 37 CFAC WLCSP with internal LDO setup



11.8.1.1 Bill of Materials

Designator	Value	Description	Footprint
B1	BAL-NRF02D3	ST Microelecronics, 50 Ω balun transformer for 2.45 GHz ISM	BAL-ST-WLCSP
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C7, C8, C11	100 nF	Capacitor, X7R, ±10%	0402
С9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
U1	nRF51822-CFAC	RF SoC	BGA62C40P9X9_383X350X55
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 99 CFAC WLCSP with internal LDO setup



11.8.2 CFAC WLCSP schematic with low voltage mode setup




Figure 38 CFAC WLCSP with low voltage mode setup



11.8.2.1 Bill of Materials

Designator	Value	Description	Footprint
B1	BAL-NRF02D3	ST Microelectronics, 50 Ω balun transformer for 2.45 GHz ISM	BAL-ST-WLCSP
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C7, C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
U1	nRF51822-CEAA	RF SoC	BGA62C40P9X9_383X350X55
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 100 CFAC WLCSP with low voltage mode setup



11.8.3 CFAC WLCSP schematic with DC/DC converter setup




Figure 39 CFAC WLCSP with DC/DC converter setup



11.8.3.1 Bill of Materials

Designator	Value	Description	Footprint
B1	BAL-NRF02D3	ST Microelectronics, 50 Ω balun transformer for 2.45 GHz ISM	BAL-ST-WLCSP
C1, C2, C13, C14	12 pF	Capacitor, NP0, ±2%	0402
C3	2.2 nF	Capacitor, X7R, ±10%	0402
C7	4.7 μF	Capacitor, X5R, ±10%	0603
C8, C11	100 nF	Capacitor, X7R, ±10%	0402
C9	1.0 nF	Capacitor, X7R, ±10%	0402
C10	47 nF	Capacitor, X7R, ±10%	0402
C12	1.0 μF	Capacitor, X7R, ±10%	0603
L4	10 μΗ	Chip inductor, $I_{DC,min} = 50 \text{ mA}, \pm 20\%$	0603
L5	15 nH	High frequency chip inductor ±10%	0402
U1	nRF51822-CFAC	RF SoC	BGA62C40P9X9_383X350X55
X1	16 MHz	Crystal SMD 2520, 16 MHz, 8 pF, ±40 ppm	2.5 x 2.0 mm
X2	32.768 kHz	Crystal SMD FC-135, 32.768 kHz, 9 pF, ±20 ppm	FC-135

Table 101 CFAC WLCSP with DC/DC converter setup



12 Glossary

Term	Description
EOC	Extreme Operating Conditions
GFSK	Gaussian Frequency-Shift Keying
GPIO	General Purpose Input Output
ISM	Industrial Scientific Medical
MOQ	Minimum Order Quantity
NOC	Nominal Operating Conditions
NVMC	Non-Volatile Memory Controller
QDEC	Quadrature Decoder
RF	Radio Frequency
RoHS	Restriction of Hazardous Substances
RSSI	Radio Signal Strength Indicator
SPI	Serial Peripheral Interface
TWI	Two-Wire Interface
UART	Universal Asynchronous Receiver Transmitter
WLCSP	Wafer Level Chip Scale Packet

Table 102 Glossary