## **Contents**

1	Pin des	cription	5
2	Acousti	ic and electrical specifications	6
	2.1	Acoustic and electrical characteristics	6
	2.2	Timing characteristics	7
	2.3	Frequency response	8
3	Applica	tion recommendations	9
4	Carrier	tape mechanical specifications	11
5	Process	s recommendations	12
6	Sensing	g element	14
7	Absolut	te maximum ratings	15
8	Functio	nality	16
	8.1	L/R channel selection	
9	Package	e information	17
	9.1		
	9.2	HCLGA package information	18
10	Ravisio	n history	20

Downloaded from Arrow.com.

MP34DT05 List of tables

## List of tables

Table 1: Device summary	
Table 2: Pin description	
Table 3: Acoustic and electrical characteristics	6
Table 4: Distortion specifications @ 1 kHz	6
Table 5: Timing characteristics	7
Table 6: Absolute maximum ratings	15
Table 7: L/R channel selection	16
Table 8: Recommended soldering profile limits	17
Table 9: Document revision history	20



List of figures MP34DT05

# List of figures

Figure 1: Pin connections	5
Figure 2: Timing waveforms	7
Figure 3: Typical frequency response normalized to 1 kHz	
Figure 4: MP34DT05 electrical connections (top view)	9
Figure 5: MP34DT05 electrical connections for stereo configuration (top view)	
Figure 6: Carrier tape without microphone (top view)	11
Figure 7: Carrier tape with microphone (top view)	
Figure 8: Recommended picking area	
Figure 9: Recommended picker design	
Figure 10: Recommended soldering profile limits	
Figure 11: HCLGA (3 x 4 x 1 mm) 4-lead package outline and mechanical data	
Figure 12: Land pattern	



MP34DT05 Pin description

# 1 Pin description

Figure 1: Pin connections




Table 2: Pin description

Pin #	Pin name	Function
1	1 Vdd Power supply	
2 LR Left/Right channel selection		Left/Right channel selection
3 CLK		Synchronization input clock
4	DOUT	Left/Right PDM data output
5 (ground ring)	GND	0 V supply

## 2 Acoustic and electrical specifications

### 2.1 Acoustic and electrical characteristics

The values listed in the table below are specified for Vdd = 1.8 V, Clock = 2.4 MHz,  $T = 25 \, ^{\circ}\text{C}$ , unless otherwise noted.

Table 3: Acoustic and electrical characteristics

Symbol	Parameter	Test condition	Min.	Typ. (1)	Max.	Unit
Vdd	Supply voltage		1.6	1.8	3.6	V
ldd	Current consumption in normal mode	Mean value		650		μΑ
IddPdn	Current consumption in power-down mode (2)				5	μΑ
Scc	Short-circuit current		1		10	mA
AOP	Acoustic overload point			122.5		dBSPL
So	Sensitivity		-29	-26	-23	dBFS
SNR	Signal-to-noise ratio	A-weighted @1 kHz, 94 dB SPL		64		dB(A)
PSR	Power supply rejection	100 mVpp sine 1 kHz			-72	dBFS
fclk	Input clock frequency (3)		1.2	2.4	3.25	MHz
Ton	Turn-on time (4)	Guaranteed by design			10	ms
Тор	Operating temperature range		-40		+85	°C
V <sub>IOL</sub>	Low-level logic input/output voltage	I <sub>out</sub> = 1 mA	-0.3		0.35xVdd	V
Vioн	High-level logic input/output voltage	I <sub>out</sub> = 1 mA	0.65xVdd		Vdd+0.3	V
C <sub>LOAD</sub>	Capacitive load				100	pF

#### Notes:

Table 4: Distortion specifications @ 1 kHz

Parameter	Test condition	Typical value (1)
Distortion	94 dBSPL	0.2% THD + N
Distortion	110 dBSPL	0.7% THD + N
Distortion	120 dBSP	6% THD + N

#### Notes:

477

<sup>&</sup>lt;sup>(1)</sup>Typical specifications are not guaranteed.

<sup>(2)</sup>Input clock in static mode.

<sup>(3)</sup> Duty cycle: min = 40% max = 60%.

<sup>&</sup>lt;sup>(4)</sup>Time from the first clock edge to valid output data.


<sup>&</sup>lt;sup>(1)</sup>Typical specifications are not guaranteed.

## 2.2 Timing characteristics

**Table 5: Timing characteristics** 

Parameter	Description		Max.	Unit
fclk	Clock frequency for normal mode	1.2	3.25	MHz
f <sub>PD</sub>	Clock frequency for power-down mode		0.23	MHz
T <sub>CLK</sub> Clock period for normal mode		308	1000	ns
T <sub>R,EN</sub> Data enabled on DATA line, L/R pin = 1		70	90	ns
T <sub>R,DIS</sub> Data disabled on DATA line, L/R pin = 1		4.3	5.3	ns
$T_{L,EN}$ Data enabled on DATA line, L/R pin = 0		64	87	ns
T <sub>L,DIS</sub>	T <sub>L,DIS</sub> Data disabled on DATA line, L/R pin = 0		4.3	ns


Figure 2: Timing waveforms



**47/** 

## 2.3 Frequency response

Figure 3: Typical frequency response normalized to 1 kHz



47/

#### **Application recommendations** 3

Vdd 1uF **TOP VIEW** 100 nF Dout CLK L/R Ground ring

Figure 4: MP34DT05 electrical connections (top view)

577

TOP VIEW

Dout

1 4 Dout

1 4 Dout

1 CLK

CODEC

Figure 5: MP34DT05 electrical connections for stereo configuration (top view)

Power supply decoupling capacitors (100 nF ceramic, 1  $\mu$ F ceramic) should be placed as near as possible to pin 1 of the device (common design practice).

The L/R pin must be connected to Vdd or GND (refer to Table 7: "L/R channel selection").

## 4 Carrier tape mechanical specifications

Figure 6: Carrier tape without microphone (top view)





Figure 7: Carrier tape with microphone (top view)



577

DocID029902 Rev 1

11/21

### 5 Process recommendations

To ensure a consistent manufacturing process it is strongly advised to comply with following recommendations:

- The recommended pick-up area for the MP34DT05 package must be defined using the worst case (ie. no device alignment during picking process). This area has been defined considering all the tolerances of the components involved (reel, package, sound inlet). Picker tolerance shall be considered as well.
- To prevent damage to the MEMS membrane or incorrect pick-up and placement, do not pick up the component on the inlet area
- For the package outline please refer to Figure 7: "Carrier tape with microphone (top view)". Nozzle shape, size, and placement accuracy are the other key factors to consider when deciding on the coordinates for the picking.
- Device alignment before picking is highly recommended.
- A vacuum force greater than 7 psi must be avoided
- 1 kPa = 0.145 psi (lb/in²) = 0.0102 kgf/cm² = 0.0098 atm
- MSL (moisture sensitivity level) Class 3
- Maximum of 3 reflow cycles is recommended
- All recommended dimensions (device safe-picking area) do not include the pick-andplace equipment tolerances





Figure 8: Recommended picking area

To have a safe pick-up "by design", ST strongly advises an ad hoc nozzle.

The following picker ensures that the holes for the vacuum and the air stream are ALWAYS away from the porthole of the device (4 vacuum ports located at each corner of the device).

The recommended nozzle also has a recess, in the form of a cross, which guarantees that the porthole is always left at atmospheric pressure. By using the recommended nozzle, the membrane will not suffer any sudden air disturbances during the picking or placing of the devices in the tape and reel.

Figure 9: Recommended picker design





Sensing element MP34DT05

## 6 Sensing element

The sensing element shall mean the acoustic sensor consisting of a conductive movable plate and a fixed plate placed in a tiny silicon chip. This sensor transduces the sound pressure into the changes of coupled capacity between those two plates.

Omron Corporation supplies this element for STMicroelectronics.

#### **Absolute maximum ratings** 7

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 6: Absolute maximum ratings

Symbol	Ratings	Maximum value	Unit	
Vdd	Supply voltage	-0.3 to 5	V	
Vin	Input voltage on any control pin	-0.3 to Vdd +0.3	V	
T <sub>STG</sub>	T <sub>STG</sub> Storage temperature range -40 to +125		°C	
		±2000 (HBM)		
ESD	Electrostatic discharge protection	±200 (MM)	V	
		±750 (CBM)		
ESD Product standard EN 55024:2010 - 3 air discharge		±15000	V	



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.



Functionality MP34DT05

## 8 Functionality

### 8.1 L/R channel selection

The L/R digital pad lets the user select the DOUT signal pattern as shown in *Table 7: "L/R channel selection"*. The L/R pin must be connected to Vdd or GND.

Table 7: L/R channel selection

L/R	CLK low	CLK high
GND	Data valid	High impedance
Vdd	High impedance	Data valid

Note: As the L/R pin is internally connected to GND via a 200 kohm pull/down resistor, it is not mandatory to connect the pin itself to GND for the respective channel selection.

MP34DT05 Package information

### 9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 9.1 Soldering information

The HCLGA (3 x 4) 4LD package is also compliant with the RoHS and "Green" standards and is qualified for soldering heat resistance according to JEDEC J-STD-020.

Land pattern and soldering recommendations are available at www.st.com.




Figure 10: Recommended soldering profile limits

Table 8: Recommended soldering profile limits


Description	Parameter	Pb free
Average ramp rate	T <sub>L</sub> to T <sub>P</sub>	3 °C/sec max
Preheat  Minimum temperature  Maximum temperature  Time (T <sub>SMIN</sub> to T <sub>SMAX</sub> )	Tsmin T <sub>SMAX</sub> ts	150 °C 200 °C 60 sec to 120 sec
Ramp-up rate	T <sub>SMAX</sub> to T <sub>L</sub>	
Time maintained above liquids temperature Liquids temperature	t∟ T∟	60 sec to 150 sec 217 °C
Peak temperature	T <sub>P</sub>	260 °C max
Time within 5 °C of actual peak temperature		20 sec to 40 sec
Ramp-down rate		6 °C/sec max
Time 25 °C (t25 °C) to peak temperature		8 minutes max



Package information MP34DT05

### 9.2 HCLGA package information

Figure 11: HCLGA (3 x 4 x 1 mm) 4-lead package outline and mechanical data



- The MEMS microphone plastic cap can exhibit some level of variation in color when the device is subjected to thermal processes. This variation does does not affect acoustic or electrical performance.
- 2. Ring plating can be subject to change not affecting acoustic and electrical performances.

577

18/21 DocID029902 Rev 1

MP34DT05 Package information

0.85 1.30 0.35 GND 0.85 0.40 S. K LR 0.95 GND GND 2.30 100 Vdd 0.35 GND Pad + solder paste

Figure 12: Land pattern



Revision history MP34DT05

## 10 Revision history

**Table 9: Document revision history** 

Date	Revision	Changes
04-Nov-2016	1	Initial release

Downloaded from Arrow.com.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

