### **ABSOLUTE MAXIMUM RATINGS**

(Voltages Referenced to GND)	
VCC	0.3V to +85V
SENSE, FB, ON	$0.3V$ to $(V_{CC} + 0.3V)$
TIMER, PWRGD, PWRGD	0.3V to +85V
GATE	0.3V to +95V
Maximum GATE Current	50mA, +150mA
Maximum Current into Any Other Pin	±50mA

Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
8-Pin SO (derate 5.9mW/°C above +70°C).	470mW
Operating Temperature Range	40°C to +85°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
ESD Rating (Human Body Model)	2000V

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +24V \text{ (MAX5947A/B/C)}, V_{CC} = +48V \text{ (MAX5933A-MAX5933F)}, \text{ GND} = 0V, T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $T_{A} = +25^{\circ}\text{C}$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
	Vcc	MAX5947A/B/C		9		80	V	
Supply Voltage Range		MAX5933A-MAX5933F		33		80		
Supply Current	Icc	V <sub>ON</sub> = 3V, V <sub>CC</sub> = 80V			1.4	3.5	mA	
V <sub>CC</sub> Undervoltage Lockout	V <sub>LKO</sub>	V <sub>CC</sub> low-to-high transition	MAX5947A/B/C	7.5	8.3	8.8	V	
			MAX5933A-MAX5933F	29.5	31	32.5		
V <sub>CC</sub> Undervoltage Lockout	.,	MAX5947A/B/C MAX5933A–MAX5933F			0.4		V	
Hysteresis	VLKOHYST				2			
FB High-Voltage Threshold	V <sub>FBH</sub>	FB low-to-high tra	ansition	1.280	1.313	1.345	V	
FB Low-Voltage Threshold	V <sub>FBL</sub>	FB high-to-low transition		1.221	1.233	1.245	V	
FB Hysteresis	V <sub>FBH</sub> YST				80		mV	
FB Input Bias Current	INFB	V <sub>FB</sub> = 0V		-1		+1	μΑ	
FB Threshold Line Regulation	ΔV <sub>FB</sub>	$V_{CC(MIN)} \le V_{CC} \le 80V$ , $ON = 0V$ , $T_A = 0$ °C to $+70$ °C				0.05	mV/V	
SENSE Trip Voltage (VCC - VSENSE)		$V_{FB} = 0V$ , $T_A = 0$ °C to $+70$ °C		8	12	17	mV	
		$V_{FB} = 1V$ , $T_A = 0$ °C to $+70$ °C		39	47	55		
GATE Pullup Current	IGATEUP	Charge pump on, VGATE = 7V		-5	-10	-20	μΑ	
GATE Pulldown Current	IGATEDN	Any fault condition, VGATE = 2V		35	70	100	mA	
External N-Channel Gate Drive	ΔVGATE	VGATE - VCC	MAX5933A-MAX5933F	10	13.6	18	V	
			$V_{CC} = 10.8V \text{ to } 20V,$ MAX5947A/B/C	4.5	6.2	18.0		
			V <sub>CC</sub> = 20V to 80V, MAX5947A/B/C	10	13.2	18		
TIMER Pullup Current	ITIMERUP	VTIMER = 0V		-24	-80	-120	μΑ	
TIMER Pulldown Current	ITIMERON	VTIMER = 1V	MAX5933A-MAX5933D, MAX5947A/B/C	1.5	3	4.5	μΑ	
			MAX5933E/MAX5933F	0.37	0.75	1.12		
ON Logic-High Threshold	Vonh	ON low-to-high transition		1.280	1.313	1.345	V	
ON Logic-Low Threshold	Vonl	ON high-to-low transition		1.221	1.233	1.245	V	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +24V \text{ (MAX5947A/B/C)}, V_{CC} = +48V \text{ (MAX5933A-MAX5933F)}, \text{ GND} = 0V, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $T_{A} = +25^{\circ}\text{C}$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ON Hysteresis	V <sub>ONHYST</sub>			80		mV
ON Input Bias Current	IINON	$V_{ON} = 0V$	-1		+1	μΑ
PWRGD Leakage Current	Іон	V <sub>PWRGD</sub> = 80V			10	μΑ
PWRGD Leakage Current	loL	V <sub>PWRGD</sub> = 80V			10	μΑ
PWRGD/PWRGD Output Low		I <sub>O</sub> = 2mA			0.4	V
Voltage		I <sub>O</sub> = 4mA			2.5	v
SENSE Input Bias Current	ISENSE	V <sub>SENSE</sub> = 0V to V <sub>CC</sub>	-1		+3	μΑ
Thermal Shutdown		Temperature rising		+150		°C
Thermal Shutdown Hysteresis				20		°C
ON Low-to-GATE Low Propagation Delay	tphlon	CGATE = 0, Figures 1, 2		6		μs
ON High-to-GATE High Propagation Delay	tplhon	CGATE = 0, Figures 1, 2		1.7		μs
FB Low-to-PWRGD Low Propagation Delay	<sup>†</sup> PHLFB	Figures 1, 3		3.2		μs
FB High-to-PWRGD High Propagation Delay	tplHFB	Figures 1, 3		1.5		μs
(VCC - VSENSE) High-to-GATE Low Propagation Delay	tPHLSENSE	T <sub>A</sub> = +25°C, C <sub>GATE</sub> = 0, Figures 1, 4	0.5		2	μs

**Note 1:** All currents into the device are positive and all currents out of the device are negative. All voltages are referenced to ground, unless otherwise noted.

## ON V<sub>CC</sub> FB SENSE NAX5933\_ MAX5947\_ PWRGD GATE GND TIMER ON TIMER 10nF

Figure 1. Test Circuit

### 1.233V

**Test Circuit and Timing Diagrams** 

Figure 3. FB to PWRGD Timing

**PWRGD** 




Figure 2. ON to GATE Timing




Figure 4. SENSE to GATE Timing


NIXIN


# MAX5933A-MAX5933F/MAX5947A/B/C


### Positive High-Voltage, Hot-Swap Controllers


### **Typical Operating Characteristics**


 $(V_{CC} = +48V, T_A = +25^{\circ}C, unless otherwise noted.)$ 





















MIXIM

### \_Typical Operating Characteristics (continued)

( $V_{CC} = +48V$ ,  $T_A = +25$ °C, unless otherwise noted.)



90

0

0

4 0.6 V<sub>FB</sub> (V)

10


I<sub>LOAD</sub> (mA)

### Pin Description

PIN	NAME	FUNCTION
1	ON	ON/OFF Control Input. ON is used to implement the undervoltage lockout threshold and resets the part after a fault condition for the latched-off version (MAX5933A/MAX5933C/MAX5947A, see the <i>Detailed Description</i> section).
2	FB	Power-Good Comparator Input. Connect a resistive divider from output to FB to GND to monitor the output voltage (see the <i>Power-Good Detection</i> section). FB is also used as a feedback for the current-limit foldback function.
3	PWRGD/ PWRGD	Open-Drain Power-Good Output. PWRGD is high (PWRGD is low) when VFB is higher than VFBH. PWRGD is low (PWRGD is high) when VFB is lower than VFBL.
4	GND	Ground
5	TIMER	Timing Input. Connect a capacitor from TIMER to GND to program the maximum time the part is allowed to remain in current limit (see the <i>TIMER</i> section).
6	GATE	Gate-Drive Output. The high-side gate drive for the external N-channel MOSFET (see the GATE Voltage section).
7	SENSE	Current-Sense Input. Connect a sense resistor from V <sub>CC</sub> to SENSE and the drain of the external n-channel MOSFET.
8	V <sub>C</sub> C	Power-Supply Input. Bypass V <sub>CC</sub> to GND with a 0.1µF capacitor. Input voltage range is from +9V to +80V for the MAX5947A/B/C. Input voltage range is from +33V to +80V for the MAX5933A–MAX5933F.



### **Functional Diagram**



### **Detailed Description**

The MAX5933\_ and MAX5947\_ are fully integrated hotswap controllers for positive supply rails. The devices allow for the safe insertion and removal of circuit cards into live backplanes without causing glitches on the backplane power-supply rail. During startup, the MAX5933\_ and MAX5947\_ act as current regulators using an external sense resistor and a MOSFET to limit the amount of current drawn by the load.

The MAX5933\_ operate from a +33V to +80V supply voltage range and have a default undervoltage lockout (UVLO) set to +31V. The MAX5947\_ operate from a +9V to +80V supply voltage range and have a default UVLO set to +8.3V. The UVLO threshold is adjustable using a resistive divider connected from  $V_{CC}$  to ON to GND (see Figure 5).

The MAX5933\_ and MAX5947\_ monitor the input voltage, the output voltage, the output current, and the die temperature. These devices feature power-good outputs (PWRGD/PWRGD) to indicate the status of the output voltage by monitoring the voltage at FB (see the *Power-Good Detection* section).

As shown in Figure 5, a sense resistor is connected between V<sub>CC</sub> and SENSE to regulate the voltage across the sense resistor (V<sub>IN</sub> - V<sub>SENSE</sub>) to 47mV when the voltage at FB  $\geq$  0.5V. The current-limit threshold (V<sub>SENSETRIP</sub>) decreases linearly from 47mV to 12mV as FB decreases from 0.5V to 0V.

An undervoltage fault is detected when ON goes below the threshold ( $V_{ONL} = 1.233V$ ) and the voltage at GATE goes low as a result to turn off the MOSFET. ON must pass the  $V_{ONH} = 1.313V$  threshold to turn on the MOSFET again.




Figure 5. Application Circuit

### Applications Information Hot-Circuit Insertion

When circuit boards are inserted into a live backplane, the supply bypass capacitors on the boards draw high peak currents from the backplane power bus as they charge up. The transient currents can permanently damage the connector pins and glitch the system supply, causing other boards in the system to reset.

### **Power-Up Sequence**

The power supply on a board is controlled by placing an external n-channel MOSFET (Q1) in the power path (Figure 5). Resistor RSENSE provides current detection and capacitor C1 provides control of the GATE slew rate. Resistor R6 provides current control-loop compensation, while R5 prevents high-frequency oscillations in Q1. Resistors R1 and R2 provide undervoltage sensing.

After the power pins first make contact, transistor Q1 is turned off. When the voltage at ON exceeds the turn-on threshold voltage, the voltage on VCC exceeds the undervoltage lockout threshold, and when the voltage on TIMER is less than 1.233V, transistor Q1 turns on (Figure 6).

The voltage at GATE rises with a slope equal to  $10\mu\text{A/C1}$  and the supply inrush current is set at:

$$IINRUSH = CL \times 10\mu A/C1$$

When the voltage across the current-sense resistor RSENSE reaches VSENSETRIP, the inrush current is limited by the internal current-limit circuitry that adjusts the voltage on GATE to maintain a constant voltage across the sense resistor.

Once the voltage at the output has reached its final value, as sensed by resistors R3 and R4, PWRGD goes high or PWRGD goes low.




Figure 6. Power-Up Waveforms

### **Short-Circuit Protection**

The MAX5933\_/MAX5947\_ feature a programmable fold-back current limit with an electronic circuit breaker that protects against short circuits or excessive supply currents. The current limit is set by placing a sense resistor between V<sub>CC</sub> (pin 8) and SENSE (pin 7).

To prevent excessive power dissipation in the pass transistor and to prevent voltage spikes on the input supply during short-circuit conditions at the output, the current folds back as a function of the output voltage that is sensed at FB (Figure 7).

When the voltage at FB is 0V, the current-limit circuit drives GATE to force a constant 12mV drop across the sense resistor. As the output voltage at FB increases, the voltage across the sense resistor increases until FB reaches 0.5V. At this point, the voltage across the sense resistor is held constant at 47mV.

The maximum current limit is calculated as:

For a  $0.025\Omega$  sense resistor, the current limit is set at 1.88A and folds back to 480mA when the output is shorted to ground.

The MAX5933\_/MAX5947\_ also feature a variable overcurrent response time. The time required to regulate Q1's drain current depends on:

- 1) Q1's input capacitance
- 2) GATE capacitor C1 and compensation resistor R6
- 3) The internal delay from SENSE to GATE

Figure 8 shows the delay from a voltage step at SENSE until GATE voltage starts falling, as a function of overdrive.




Figure 7. Current-Limit Sense Voltage vs. Feedback Voltage




Figure 8. Response Time to Overcurrent

### **TIMER**

TIMER provides a method for programming the maximum time the device is allowed to operate in current limit. When the current-limit circuitry is not active, TIMER is pulled to GND by a 3µA current source. After the current-limit circuit becomes active, an 80µA pullup current source is connected to TIMER, and the voltage rises with a slope equal to 77µA/CTIMER, as long as the current-limit circuit remains active. Once the desired maximum current-limit time is chosen, the capacitor value is:

$$C(nF) = 65 \times t(ms)$$

or

### TLIMIT = (CTIMER/80µA) x 1.233V

When the current-limit circuit turns off, TIMER is discharged to GND by the 3µA current source.

Whenever TIMER reaches 1.233V, the internal fault latch is set. GATE is immediately pulled to GND and TIMER is pulled back to GND by the  $3\mu A$  current source. When TIMER falls below 0.5V, ON is pulsed low to reset the internal fault latch.

The waveform in Figure 9 shows how the output latches off following a short circuit. The drop across the sense resistor is held at 12mV as the timer ramps up. Since the output did not rise, FB remains below 0.5V and the circuit latches off. For Figure 9, C<sub>T</sub> = 100nF.

### **Undervoltage and Overvoltage Detection**

ON can be used to detect an undervoltage condition at the power-supply input. ON is internally connected to an analog comparator with 80mV of hysteresis. If ON falls below its threshold voltage (1.233V), GATE is pulled low and is held low until ON is high again.




Figure 9. Short-Circuit Waveforms

Figure 10 shows an overvoltage detection circuit. When the input voltage exceeds the Zener diode's breakdown voltage, D1 turns on and starts to pull TIMER high. After TIMER is pulled higher than 1.233V, the fault latch is set and GATE is pulled to GND immediately, turning off transistor Q1 (see Figure 11). Operation is restored either by interrupting power or by pulsing ON low.

### **Power-Good Detection**

The MAX5933\_/MAX5947\_ include a comparator for monitoring the output voltage. The noninverting input (FB) is compared against an internal 1.233V precision reference and exhibits 80mV hysteresis. The comparator's output (PWRGD) is open drain and capable of operating from a pullup as high as 80V. The PWRGD is similar to PWRGD with an opposite polarity (active low) output.

The PWRGD (PWRGD) can be used to directly enable/disable a power module with an active-high enable input. Figure 12 shows how to use PWRGD to control an active-low enable-input power module. Signal inversion is accomplished by transistor Q2 and R7.

### **Supply Transient Protection**

The MAX5933\_/MAX5947\_ are 100% tested and guaranteed to be safe from damage with supply voltages up to 80V. However, spikes above 85V may damage the device. During a short-circuit condition, the large change in currents flowing through the power-supply traces can cause inductive voltage spikes which could exceed 85V. To minimize the spikes, the power-trace parasitic inductance should be minimized by using wider traces or heavier trace plating and a 0.1µF bypass capacitor placed between VCC and GND. A transient voltage suppressor (TVS) at the input can also prevent damage from voltage surges.






Figure 10. Overvoltage Detection




Figure 11. Overvoltage Waveforms

### **GATE Voltage**

A curve of Gate Drive vs. V<sub>CC</sub> is shown in Figure 13. GATE is clamped to a maximum voltage of 18V above the input voltage. At a minimum input-supply voltage of 33V, the minimum gate drive voltage is 10V. When the input supply voltage is higher than 20V, the gate-drive voltage is at least 10V and a standard n-channel MOSFET can be used. Using the MAX5947 in applications over a 9V to 20V range, a logic-level N-FET must be used with a proper protection Zener diode between its gate and source (see D1 in Figure 5).

### **Thermal Shutdown**

If the MAX5933\_/MAX5947\_ die temperature reaches +150°C, an overtemperature fault is generated. As a result, GATE goes low and turns the external MOSFET off. The MAX5933\_/MAX5947\_ die temperature must cool down below +130°C before the overtemperature fault condition is removed.




Figure 12. Active-Low Enable Module




Figure 13. Gate Drive vs. Supply Voltage

### Layout Considerations

To achieve accurate current sensing, a Kelvin connection is recommended. The minimum trace width for 1oz copper foil is 0.02in per amplifier to ensure the trace stays at a reasonable temperature. However, 0.03in. per amplifier or wider is recommended. Note that 1oz copper exhibits a sheet resistance of approximately  $530\mu\Omega$ /square. Small resistances add up quickly in high-current applications. To improve noise immunity, connect the resistor-divider to ON close to the device, and keep traces to VCC and GND short. A 0.1µF capacitor from ON to GND also helps reject induced noise. Figure 14 shows a layout that addresses these issues. It is recommended that 2oz copper is used, particularly as the external MOSFET must be thermally coupled to the MAX5933\_/MAX5947\_ to ensure proper thermal-shutdown operation.

MIXIM





Figure 14. Recommended Layout for R1, R2, and RSENSE


### \_Chip Information

TRANSISTOR COUNT: 1573
PROCESS: BICMOS

### **Pin Configuration**




### **Typical Application Circuit**



### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600