ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TDFN

Junction-to-Ambient Thermal Resistance (θ_{JA})41°C/W Junction-to-Case Thermal Resistance (θ_{JC})......9°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}=2.7V \text{ to } 5.5V,\ V_{GND}=0V,\ C_L=200 \text{pF},\ R_L=2k\Omega,\ T_A=-40^{\circ}C$ to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC PERFORMANCE (Note 3)						
Resolution and Monotonicity	N		12			Bits
Integral Nonlinearity (Note 4)	INL		-1	±0.5	+1	LSB
Differential Nonlinearity (Note 4)	DNL		-1	±0.2	+1	LSB
Offset Error (Note 5)	OE		-5	±0.5	+5	mV
Offset Error Drift				±10		μV/°C
Gain Error (Note 5)	GE		-1.0	±0.1	+1.0	%FS
Gain Temperature Coefficient		With respect to V _{REF}		±3.0		ppm of FS/°C
Zero-Scale Error			0		10	mV
Full-Scale Error		With respect to V _{REF}	-0.5		+0.5	%FS
DAC OUTPUT CHARACTERISTI	CS					
		No load	0		V _{DD}	
Output Voltage Range (Note 6)		2k $Ω$ load to GND	0		V _{DD} - 0.2	V
		$2k\Omega$ load to V_{DD}	0.2		V_{DD}	1

Ultra-Small, Quad-Channel, 12-Bit Buffered Output DAC with Internal Reference and I²C Interface

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=2.7V\ to\ 5.5V,\ V_{GND}=0V,\ C_L=200pF,\ R_L=2k\Omega,\ T_A=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.$ Typical values are at $T_A = +25^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS	
Load Degulation		V V/0	$V_{DD} = 3V \pm 10\%,$ $II_{OUT}I \le 5mA$		300		\//m ^	
Load Regulation		$V_{OUT} = V_{FS}/2$	$V_{DD} = 5V \pm 10\%,$ $II_{OUT}I \le 10mA$		300		μV/mA	
DC Output Impedance		V // //	$V_{DD} = 3V \pm 10\%,$ $II_{OUT}I \le 5mA$		0.3			
DC Output impedance		$V_{OUT} = V_{FS}/2$	$V_{DD} = 5V \pm 10\%,$ $II_{OUT}I \le 10mA$		0.3		Ω	
Maximum Capacitive Load Handling	CL				500		pF	
Resistive Load Handling	RL			2			kΩ	
		\\	Sourcing (output shorted to GND)		30		A	
Short-Circuit Output Current		V _{DD} = 5.5V	Sinking (output shorted to V _{DD})		50		mA	
DC Power-Supply Rejection		$V_{DD} = 3V \pm 10\% \text{ or } $	5V ±10%		100		μV/V	
DYNAMIC PERFORMANCE								
Voltage-Output Slew Rate	SR	Positive and negative	re		1.0		V/µs	
Voltage-Output Settling Time		1/4 scale to 3/4 scale,	to ≤ 1 LSB		4.5		μs	
DAC Glitch Impulse		Major code transitio	n		2		nV*s	
Channel-to-Channel		External reference		3.5			1	
Feedthrough (Note 7)		Internal reference			3.3		nV*s	
Digital Feedthrough		Code = 0, all digital	inputs from 0V to V _{DD}		0.2		nV*s	
D. II. T		Startup calibration t	me (Note 8)		200		μs	
Power-Up Time		From power-down			50		μs	
		Estamal materials	f = 1kHz		90			
		External reference	f = 10kHz		82			
		2.048V internal	f = 1kHz		112]	
Output Voltage-Noise Density		reference	f = 10kHz		102		nV/√Hz	
(DAC Output at Midscale)		2.5V internal	f = 1kHz		125		'''' '''	
		reference	f = 10kHz		110			
		4.096V internal	f = 1kHz		160		-	
		reference	f = 10kHz		145			

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=2.7V\ to\ 5.5V,\ V_{GND}=0V,\ C_L=200pF,\ R_L=2k\Omega,\ T_A=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.$ Typical values are at $T_A = +25^{\circ}C.$) (Note 2)

PARAMETER	PARAMETER SYMBOL CONDITIONS					MAX	UNITS		
			f = 0.1Hz to 10Hz		12				
		External reference	f = 0.1Hz to $10kHz$		76				
			f = 0.1Hz to 300kHz		385				
		0.040\/ internal	f = 0.1Hz to 10Hz		14				
		2.048V internal reference	f = 0.1Hz to $10kHz$		91				
Integrated Output Noise		1010101100	f = 0.1Hz to 300kHz		450		μV _{P-P}		
(DAC Output at Midscale)		2.5V internal	f = 0.1Hz to 10Hz		15		μνρ-Ρ		
		reference	f = 0.1Hz to $10kHz$		99				
			f = 0.1Hz to 300kHz		470				
		4.096V internal	f = 0.1Hz to 10Hz		16				
		reference	f = 0.1Hz to $10kHz$		124				
			f = 0.1Hz to $300kHz$		490				
		External reference	f = 1kHz		114				
		External reference	f = 10kHz		99				
		2.048V internal	f = 1kHz		175		nV/√Hz		
Output Voltage-Noise Density		reference	f = 10kHz		153				
(DAC Output at Full Scale)		2.5V internal	f = 1kHz		200				
		reference	f = 10kHz		174				
		4.096V internal	f = 1kHz		295]		
		reference	f = 10kHz		255				
			f = 0.1Hz to $10Hz$		13				
		External reference	f = 0.1Hz to $10kHz$		94				
			f = 0.1Hz to 300kHz		540				
		0.040\/ '	f = 0.1Hz to 10Hz		19				
		2.048V internal reference	f = 0.1Hz to $10kHz$		143				
Integrated Output Noise			f = 0.1Hz to 300kHz		685		μν _{Ρ-Ρ}		
(DAC Output at Full Scale)		0.5)//	f = 0.1Hz to 10Hz		21		μνρ-Ρ		
		2.5V internal reference	f = 0.1Hz to $10kHz$		159				
		Telefelie	f = 0.1Hz to 300kHz		705				
			f = 0.1Hz to 10Hz		26]		
		4.096V internal reference	f = 0.1Hz to $10kHz$		213				
		releielice	f = 0.1Hz to 300kHz		750		1		
REFERENCE INPUT									
Reference Input Range	V _{REF}			1.24		V_{DD}	V		
Reference Input Current	I _{REF}	$V_{REF} = V_{DD} = 5.5V$			55	74	μΑ		
Reference Input Impedance	R _{REF}			75	100		kΩ		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=2.7V\ to\ 5.5V,\ V_{GND}=0V,\ C_L=200pF,\ R_L=2k\Omega,\ T_A=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.$ Typical values are at $T_A = +25^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS	
REFERENCE OUPUT								
		$V_{REF} = 2.048V, T_{A} =$: +25°C	2.043	2.048	2.053		
Reference Output Voltage	V _{REF}	$V_{REF} = 2.5V, T_A = +$	25°C	2.494	2.5	2.506	V	
		$V_{REF} = 4.096V, T_A = +25^{\circ}C$		4.086	4.096	4.106		
Reference Temperature Coefficient					±10	±25	ppm/°C	
Reference Drive Capacity		External load			25		kΩ	
Reference Capacitive Load					200		pF	
Reference Load Regulation		I _{SOURCE} = 0 to 500µ	AL		2		mV/mA	
Reference Line Regulation					0.05		mV/V	
POWER REQUIREMENTS		1		-1	,			
Commenter Velta are	\/	V _{REF} = 4.096V	V _{RFF} = 4.096V			5.5	\/	
Supply Voltage	V _{DD}	All other options	2.7		5.5	- V		
			V _{REF} = 2.048V		0.85	1.25	mA	
		Internal reference, V _{DD} = 5.5V	V _{REF} = 2.5V		0.9	1.25		
Supply Current (Note 9)	I _{DD}	VDD = 3.5V	V _{REF} = 4.096V		1.1	1.40		
		External reference	$V_{DD} = V_{REF} = 3V$		0.65	1.1		
		External reference	$V_{DD} = V_{REF} = 5V$		0.9	1.25		
		All DACs off, interna		140				
Power-Down Mode Supply Current	I _{PD}	All DACs off, interna T _A = -40°C to +85°C			0.5	1	μA	
Current		All DACs off, interna T _A = +125°C		1.2	2.5			
DIGITAL INPUT CHARACTERIS	TICS (SCL, S	DA, ADDR)		•				
Input High Voltage	V _{IH}	2.7V < V _{DD} < 5.5V		0.7 x V _{DD}			V	
Input Low Voltage	V _{IL}	2.7V < V _{DD} < 5.5V				0.3 x V _{DD}	V	
Hysteresis Voltage	V _H				0.15		V	
Input Leakage Current	I _{IN}	$V_{IN} = 0V \text{ or } V_{DD}$			±0.1	±1	μΑ	
Input Capacitance (Note 10)	C _{IN}					10	pF	
ADDR Pullup/Pulldown Strength	R _{PU} , R _{PD}	(Note 11)		30	50	90	kΩ	
DIGITAL OUTPUT (SDA)								
Output Low Voltage	V _{OL}	I _{SINK} = 3mA				0.2	V	



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 2.7V \text{ to } 5.5V, V_{GND} = 0V, C_L = 200 \text{pF}, R_L = 2 \text{k}\Omega, T_A = -40 ^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I ² C TIMING CHARACTERISTICS	(SCL, SDA)					
SCL Clock Frequency	f _{SCL}				400	kHz
Bus Free Time Between a STOP and a START Condition	t _{BUF}		1.3			μs
Hold Time Repeated for a START Condition	^t HD;STA		0.6			μs
SCL Pulse Width Low	t _{LOW}		1.3			μs
SCL Pulse Width High	^t HIGH		0.6			μs
Setup Time for Repeated START Condition	t _{SU;STA}		0.6			μs
Data Hold Time	t _{HD;DAT}		0		900	ns
Data Setup Time	^t SU;DAT		100			ns
SDA and SCL Receiving Rise Time	t _r		20 + C _B /10		300	ns
SDA and SCL Receiving Fall Time	t _f		20 + C _B /10		300	ns
SDA Transmitting Fall Time	t _f		20 + C _B /10		250	ns
Setup Time for STOP Condition	tsu;sto		0.6			μs
Bus Capacitance Allowed	C _B		10		400	pF
Pulse Width of Suppressed Spike	t _{sp}			50		ns

- Note 2: Limits are 100% production tested at $T_A = +25^{\circ}C$ and/or $T_A = +125^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are at T_A = +25°C and are not guaranteed.
- Note 3: DC Performance is tested without load.
- Note 4: Linearity is tested with unloaded outputs to within 20mV of GND and VDD.
- Note 5: Gain and offset tested at code 4065 and 30, respectively with V_{RFF} = V_{DD}.
- Note 6: Subject to zero and full-scale error limits and V_{RFF} settings.
- Note 7: Measured with all other DAC outputs at midscale with one channel transitioning 0 to full scale.
- Note 8: On power-up, the device initiates an internal 200µs (typ) calibration sequence. All commands issued during this time will
- Note 9: All channels active at V_{FS} , unloaded. Static logic inputs with $V_{IL} = V_{GND}$ and $V_{IH} = V_{DD}$.
- Note 10: Guaranteed by design.
- Note 11:An unconnected condition on the ADDR pin is sensed via a resistive pullup and pulldown operation; for proper operation, the ADDR pin should be tied to VDD, GND, or left unconnected with minimal capacitance.

Ultra-Small, Quad-Channel, 12-Bit Buffered Output DAC with Internal Reference and I²C Interface







Figure 1. I²C Serial Interface Timing Diagram

Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$










Ultra-Small, Quad-Channel, 12-Bit Buffered Output DAC with Internal Reference and I²C Interface

Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$









OFFSET AND ZERO-SCALE ERROR vs. SUPPLY VOLTAGE



OFFSET AND ZERO-SCALE ERROR vs. TEMPERATURE



FULL-SCALE ERROR AND GAIN-ERROR vs. SUPPLY VOLTAGE



Ultra-Small, Quad-Channel, 12-Bit Buffered Output DAC with Internal Reference and I²C Interface

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ **FULL-SCALE ERROR AND GAIN ERROR SUPPLY CURRENT vs. SUPPLY VOLTAGE** vs. TEMPERATURE **SUPPLY CURRENT vs. TEMPERATURE** 1.4 1.0 V_{REF} = 2.5V (EXTERNAL) NO LOAD V_{RFF} (INTERNAL) = 4.096V OUT_ = FULL SCALE 0.9 OUT_ = FULL SCALE NO LOAD NO LOAD VREF (EXTERNAL) = VDD = 5V_ -TA = +25°C-1.2 0.8 0.05 V_{REF} (INTERNAL) = 4.096V, SUPPLY CURRENT (mA) SUPPLY CURRENT (mA) GAIN ERROR $(V_{DD} = 5V)$ 0.7 $V_{DD} = 5V$ $V_{REF} (INTERNAL) = 2.5V$ -V_{REF} = 2.5V (EXTERNAL) 0.6 ERROR (%fsr 1.0 $V_{DD} = 5V$ -VREF (INTERNAL) = 2.5V 0.5 0 V_{REF} (INTERNAL) = 2.048V 0.8 0.4 FULL-SCALE ERROR $V_{DD} = 5V$ GAIN ERROR (V_{DD} = 0.3 -0.05 0.2 V_{REF} (INTERNAL) = 2 048V 0.1 $V_{DD} = 5V$ V_{REF} (EXTERNAL) = V_{DD} = -40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125 3.5 TEMPERATURE (°C) TEMPERATURE (°C) V_{DD} (V) POWER-DOWN MODE SUPPLY CURRENT vs. TEMPERATURE Ivnn vs. CODE IREF (EXTERNAL) vs. CODE 1.6 60 NO LOAD POWER-DOWN MODE $V_{DD} = V_{REF}$ ALL DACs NO LOAD POWER-DOWN SUPPLY CURRENT (mA) 14 $V_{DD} = V_{REF} = 5V$ 50 $V_{DD} = 5V$ $V_{DD} = 5V$ 1.2 1.2 V_{REF} = 4.096V SUPPLY CURRENT (mA) T_A = +125°C $V_{REF} = 2.5V$ 40 REFERENCE CURRENT VREF = 5V 1.0 0.8 0.8 30 $T_A = +25^{\circ}C$ $V_{DD} = 5V$ 0.6 $T_A = +85^{\circ}C$ $V_{RFF} = 2.048V$ 20 $V_{REF} = 3V$ $V_{DD} = V_{REF} = 3V$ 0.4 0.4 10 0.2 $T_A = -40^{\circ}C$ 0 0 3.1 4.3 27 39 4.7 51 0 512 1024 1536 2048 2560 3072 3584 4096 512 1024 1536 2048 2560 3072 3584 4096 0 SUPPLY VOLTAGE (V) CODE (LSB) CODE (LSB) SETTLING TO ±1 LSB SETTLING TO ±1 LSB $(V_{DD} = V_{REF} = 5V, R_L = 2k\Omega, C_L = 200pF)$ $(V_{DD} = V_{REF} = 5V, R_L = 2k\Omega, C_L = 200pF)$ 3/4 SCALE TO 1/4 SCALE Vout 0.5V/div 1/4 SCALE TO 3/4 SCALE ZOOMED V_{OUT} Vour 0.5V/div 1 LSB/div ZOOMED VOUT 1 LSB/div **4** 3.75µs TRIGGER PULSE TRIGGER PULSE 5V/div 5V/div





4µs/div

4µs/div


Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$







CHANNEL-TO-CHANNEL FEEDTHROUGH




MAJOR CODE TRANSITION GLITCH ENERGY












Ultra-Small, Quad-Channel, 12-Bit Buffered Output DAC with Internal Reference and I²C Interface

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$




Ultra-Small, Quad-Channel, 12-Bit Buffered Output DAC with Internal Reference and I²C Interface


Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$


0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL REFERENCE (VDD = 5V, VREF = 2.048V)




0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL REFERENCE (VDD = 5V, VREF = 4.096V)




REFERENCE LOAD REGULATION




0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL REFERENCE (VDD = 5V, VREF = 2.5V)



VREF DRIFT vs. TEMPERATURE




SUPPLY CURRENT vs. INPUT LOGIC VOLTAGE



Ultra-Small, Quad-Channel, 12-Bit Buffered Output DAC with Internal Reference and I²C Interface

Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1	OUTA	Buffered Channel A DAC Output
2	OUTB	Buffered Channel B DAC Output
3	GND	Ground
4	OUTC	Buffered Channel C DAC Output
5	OUTD	Buffered Channel D DAC Output
6	ADDR	I ² C Address Selection Input
7	SCL	Supply Voltage Input. I ² C Interface Clock Input
8	SDA	I ² C Bidirectional Serial Data
9	V _{DD}	Digital Interface Power-Supply Input. Bypass with a 0.1µF capacitor to GND.
10	REF	Reference Voltage Input/Output
_	EP	Exposed Pad. Connect the exposed pad to ground.

Detailed Description

The MAX5816 is a 4-channel, low-power, 12-bit buffered voltage-output DAC. The 2.7V to 5.5V wide supply voltage range and low-power consumption accommodates most low-power and low-voltage applications. The device presents a $100k\Omega$ load to the external reference. The internal output buffers allow rail-to-rail operation. An internal voltage reference is available with software selectable options of 2.048V, 2.5V, or 4.096V. The device features a fast 400kHz I2C-compatible interface. The MAX5816 includes a serial-in/parallel-out shift register, internal CODE and DAC registers, a power-on-reset (POR) circuit to initialize the DAC outputs to code zero, and control logic.

DAC Outputs (OUT)

The MAX5816 includes internal buffers on all DAC outputs. The internal output buffers provide improved load regulation for the DAC outputs. The output buffers slew at $1V/\mu s$ (typ) and drive up to $2k\Omega$ in parallel with 500pF. Under no-load conditions, the output buffers drive from GND to V_{DD} , subject to offset and gain errors. With a $2k\Omega$ load to GND, the output buffers drive from GND to within 200mV of V_{DD} . With a $2k\Omega$ load to V_{DD} , the output buffers drive to within 200mV of GND and VDD.

The DAC ideal output voltage is defined by:

$$V_{OUT} = V_{REF} \times \frac{D}{2^N}$$

where D = code loaded into the DAC register, V_{RFF} = reference voltage, N = resolution.

Internal Register Structure

The user interface is separated from the DAC logic to minimize digital feedthrough. Within the serial interface is an input shift register, the contents of which can be routed to control registers, individual, or multiple DACs as determined by the user command.

Within each DAC channel there is a CODE register followed by a DAC latch register (see the Detailed Functional Diagram). The contents of the CODE register hold pending DAC output settings which can later be loaded into the DAC registers. The CODE register can be updated using both CODE and CODE_LOAD user commands. The contents of the DAC register hold the current DAC output settings. The DAC register can be updated directly from the serial interface using the CODE_LOAD

commands or can upload the current contents of the CODE register using LOAD commands.

The contents of both CODE and DAC registers are maintained during power-down states, so that when the DACs are powered on, they return to their previously stored output settings. Any CODE or LOAD commands issued during power-down states continue to update the register contents. SW_CLEAR and SW_RESET commands (both clear and reset modes) reset the contents of all CODE and DAC registers to their zero-scale defaults.

Internal Reference

The MAX5816 includes an internal precision voltage reference that is software selectable to be 2.048V, 2.500V, or 4.096V. When an internal reference is selected, that voltage is available on the REF pin for other external circuitry (see Figure 9) and can drive a $25k\Omega$ load.

External Reference

The external reference input has a typical input impedance of $100k\Omega$ and accepts an input voltage from +1.24Vto VDD. Connect an external voltage supply between REF and GND to apply an external reference. The MAX5816 powers up and resets to external reference mode. Visit www.maxim-ic.com/products/references for a list of available external voltage-reference devices.

I²C Serial Interface

The MAX5816 features an I²C-/SMBus[™]-compatible. 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL enable communication between the MAX5816 and the master at clock rates up to 400kHz. Figure 1 shows the 2-wire interface timing diagram. The master generates SCL and initiates data transfer on the bus. The master device writes data to the MAX5816 by transmitting the proper slave address followed by the command byte and then the data word. Each transmit sequence is framed by a START (S) or Repeated START (Sr) condition and a STOP (P) condition. Each word transmitted to the MAX5816 is 8 bits long and is followed by an acknowledge clock pulse. A master reading data from the MAX5816 must transmit the proper slave address followed by a series of nine SCL pulses for each byte of data requested. The MAX5816 transmits data on SDA in sync with the master-generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START or Repeated START condition, a not acknowledge, and a STOP condition. SDA operates as both an input and

an open-drain output. A pullup resistor, typically $4.7k\Omega$ is required on SDA. SCL operates only as an input. A pullup resistor, typically $4.7k\Omega$, is required on SCL if there are multiple masters on the bus, or if the single master has an open-drain SCL output.

Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the MAX5816 from high voltage spikes on the bus lines and minimize crosstalk and undershoot of the bus signals. The MAX5816 can accommodate bus voltages higher than Vnn up to a limit of 5.5V; bus voltages lower than Vnn are not recommended and may result in significantly increased interface currents.

I²C START and STOP Conditions

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 2). A START condition from the master signals the beginning of a transmission to the MAX5816. The master terminates transmission and frees the bus, by issuing a STOP condition. The bus remains active if a Repeated START condition is generated instead of a STOP condition.

I²C Early STOP and **Repeated START Conditions**

The MAX5816 recognizes a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition. Transmissions ending in an early STOP condition will not impact the internal device settings. If the STOP occurs during a readback byte, the transmission is terminated and a later read mode request will begin transfer of the requested register data from the beginning (this applies to combined format I2C read mode transfers only, interface verification mode transfers will be corrupted). See Figure 2.

I²C Slave Address

The slave address is defined as the seven most significant bits (MSBs) followed by the R/W bit. See Figure 4. The five most significant bits are 00011 with the 2 LSBs determined by ADDR as shown in Table 1. Setting the R/W bit to 1 configures the MAX5816 for read mode.




Figure 2. I²C START, Repeated START, and STOP Conditions

Setting the R/W bit to 0 configures the MAX5816 for write mode. The slave address is the first byte of information sent to the MAX5816 after the START condition.

The MAX5816 has the ability to detect an unconnected state on the ADDR input for additional address flexibility; if leaving the ADDR input unconnected, be certain to minimize all loading on the pin (i.e. provide a landing for the pin, but do not allow any board traces).

Table 1. I²C Slave Address LSBs for **TDFN Package**

ADDR	A1	A0		
V_{DD}	0	0		
N.C.	1	0		
GND	1	1		

I²C Broadcast Address

A broadcast address is provided for the purpose of updating or configuring all MAX5816 devices on a given I2C bus. All MAX5816 devices acknowledge and respond to the broadcast device address 00010000. The devices will respond to the broadcast address, regardless of the state of the address pins. The broadcast mode is intended for use in write mode only (as indicated by $R/\overline{W} = 0$ in the address given).

I²C Acknowledge

In write mode, the acknowledge bit (ACK) is a clocked 9th bit that the MAX5816 uses to handshake receipt of each byte of data as shown in Figure 3. The MAX5816 pulls down SDA during the entire master-generated 9th clock pulse if the previous byte is successfully received. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master will retry communication.

In read mode, the master pulls down SDA during the 9th clock cycle to acknowledge receipt of data when the MAX5816 is in read mode. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not-acknowledge is sent when the master reads the final byte of data from the MAX5816, followed by a STOP condition.

I²C Command Byte and Data Bytes

A command byte follows the slave address. A command byte is typically followed by two data bytes unless it is the last byte in the transmission. If data bytes follow the command byte, the command byte indicates the address of the register that is to receive the following two data bytes. The data bytes are stored in a temporary register and then transferred to the appropriate register during the ACK periods between bytes. This avoids any glitching or digital feedthrough to the DACs while the interface is active.

I²C Write Operations (Standard Protocol)

A master device communicates with the MAX5816 by transmitting the proper slave address followed by command and data words. Each transmit sequence is framed by a START or Repeated START condition and a STOP condition as described above. Each word is 8 bits long and is always followed by an acknowledge clock (ACK) pulse as shown in the Figure 4 and Figure 5. The first byte contains the address of the MAX5816 with $R/\overline{W} = 0$ to indicate a write. The second byte contains the command (or register) to be written and the third and fourth bytes contain the data to be written. By repeating the command plus data byte pairs (Byte #2 through Byte #4 in Figure 4 and Figure 5), the user can execute multiple command writes using a single I2C write sequence. There is no limit as to how many commands the user can execute with a single write sequence. The MAX5816 supports this capability for all user-accessible write mode commands.




Figure 3. I²C Acknowledge




Figure 4. I²C Single Register Write Sequence



I²C Write Operation (Multibyte Operation)

The MAX5816 supports a multibyte transfer protocol for some commands. In multibyte mode, once a command is issued (with multibyte bit = 1), that command is continuously executed based on two byte data blocks for the duration I2C operation. Essentially, bytes 1 to 4 are processed normally, but for every two bytes of data provided after byte 4, the originally requested command is executed again with the latest byte pair provided as input data. Multibyte protocol is enforced until a STOP condition (or repeated START) is encountered, this provides a higher speed transfer mode that is useful in servo DAC applications.

Combined Format I²C Readback **Operations**

Each readback sequence is framed by a START or Repeated START condition and a STOP condition. Each word is 8 bits long and is followed by an acknowledge clock pulse as shown in Figure 6. The first byte contains the address of the MAX5816 with $R/\overline{W} = 0$ to indicate a write. The second byte contains the register that is to be read back. There is a Repeated START condition, followed by the device address with $R/\overline{W} = 1$ to indicate a read and an acknowledge clock. The master has control of the SCL line but the MAX5816 takes over the SDA line. The final two bytes in the frame contain the register data readback followed by a STOP condition. If additional bytes beyond those required to readback the requested data are provided, the MAX5816 will continue to readback ones.

Readback of individual CODE registers is supported for all the user CODE commands. For these commands. which support a DAC address, the requested channel CODE register content will be returned; if all DACs are selected. CODE A content will be returned.

Readback of individual DAC registers is supported for all user LOAD and CODE_LOAD commands. For these commands, which support a DAC address, the requested DAC register content will be returned. If all DACs are selected, DACA content will be returned.

Modified readback of the POWER register is supported for the POWER command. The power status of each DAC is reported in locations B[3:0], with a 1 indicating the DAC is powered down and a zero indicating the DAC is operational (see Table 2).

Readback of all other registers is not directly supported. All requests to read unsupported registers reads back the device's reference status device ID and revision information in the format is shown in Table 2.

Interface Verification I²C **Readback Operations**

While the MAX5816 supports standard I²C readback of selected registers, it is also capable of functioning in an interface verification mode. This mode is accessed any time a readback operation follows an executed write mode command. In this mode, the last executed threebyte command is read back in its entirety. This behavior allows verification of the interface.

Sample command sequences are shown in Figure 7. The first command transfer is given in write mode with $R/\overline{W} =$ 0 and must be run to completion to qualify for interface verification readback. There is now a STOP/START pair or Repeated START condition required, followed by the readback transfer with $R/\overline{W} = 1$ to indicate a read and an acknowledge clock from the MAX5816. The master still has control of the SCL line but the MAX5816 takes over the SDA line. The final three bytes in the frame contain the command and register data written in the first transfer presented for readback, followed by a STOP condition. If additional bytes beyond those required to read back the requested data are provided, the MAX5816 will continue to read back ones.

Table 2. Standard I2C User Readback Data

	COM	MAN	D BY	TE (F	REQU	EST)			READBACK DATA HIGH BYTE					TE READBACK DATA LOW BYTE									
R7	R6	R5	R4	R3	R2	R1	R0	B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	B0
0	Х	0	0	0	A2	A1	A0		CODEn[11:4]					(CODE	n[3:0]		0	0	0	0		
0	Х	0	0	1	A2	A1	A0		DACn[11:4]						DACr	1[3:0]		0	0	0	0		
0	Х	0	1	0	A2	A1	A0		DACn[11:4]						DACr	1[3:0]		0	0	0	0		
0	Χ	0	1	1	A2	A1	A0			[DACn	[11:4]					DACr	1[3:0]		0	0	0	0
0	Х	1	0	0	Х	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	PWD	PWC	PWB	PWA
0	Χ	1	0	1	Х	Χ	Χ												ı	REV_II	D	RI	ΞF
0	Х	1	1	0	Χ	Χ	Χ	1	0	0	0	1	0	0	0	0	1	0		[2:0]		MC	DE
0	Χ	1	1	1	Х	Χ	Χ													(010)		[1	:0]




Figure 5. Multiple Register Write Sequence (Standard I²C Protocol)




Figure 6. I²C Multibyte Register Write Sequence (Multibyte Protocol)




Figure 7. Standard I²C Register Read Sequence






Figure 8. Interface Verification I²C Register Read Sequences

It is not necessary for the write and read mode transfers to occur immediately in sequence. I2C transfers involving other devices do not impact the MAX5816 readback mode. Toggling between readback modes is based on the length of the preceding write mode transfer. Combined format I2C readback operation is resumed if a write command greater than two bytes but less than four bytes is supplied. For commands written using multiple register write sequences, only the last command executed is read back. For each command written, the readback sequence can only be completed one time; partial and/or multiple attempts to readback executed in succession will not yield usable data.

I²C Compatibility

The MAX5816 is fully compatible with existing I2C systems. SCL and SDA are high-impedance inputs; SDA has an open drain which pulls the data line low to transmit data or ACK pulses. Figure 9 shows a typical I2C application.

I²C User-Command Register Map

This section lists the user accessible commands and registers for the MAX5816.

Table 3 provides detailed information about the Command Registers.




Figure 9. Typical I2C Application Circuit

	DESCRIPTION	Writes data to the selected CODE register(s).	Transfers data from the selected CODE registers to the selected DAC register(s).	Simultaneously writes data to the selected CODE register(s) while updating all DAC registers.	Simultaneously writes data to the selected CODE register(s) while updating selected DAC register(s).		
	B0	×	×	×	×		
	20	×	×	×	×		
	B2	×	×	×	×		
	B3	×	×	×	×		
	B4	Æ	×	DATA	Æ		
	B2	GISTE [3:0]	×	STER [[3:0]		
	B6	CODE REGISTER DATA [3:0]	×	. REGIST [3:0]	CODE REGISTER DATA [3:0]		
	B7	00	×	CODE REGISTER DATA [3:0]	0		
	B8		×				
	B3		×				
	B10	<u>~</u>	×	Œ	Œ		
	B11	GISTE [11:4]	×	X X X CODE REGISTER DATA [11:4]			
	B12 E	CODE REGISTER DATA [11:4]	×	ODE REGISTE DATA [11:4]	CODE REGISTER DATA [11:4]		
	B13 E	00 -	×	00	0 -		
	B14 E		×				
	B15 F		×				
Table 3. I ² C Commands Summary	B18 B17 B16	DAC	DAC	DAC ADDRESS	DAC ADDRESS		
nds	B19	0	-	0			
ıma	B20	0	0	-	-		
Con	B21	0	0	0	0		
2C (B22 DS	0	0	0	0		
3.	D B23	0	0	0	0		
Table	COMMAND B23 B DAC COMMANDS	CODEn	LOADn	CODEn_ LOAD_ ALL	CODEn_		

	DESCRIPTION		Sets the Power Mode of the selected DACs (DACs selected out a 1 in the corresponding DACn bit are updated, DACs with a 0 in the corresponding DACn bit are not impacted).	Executes a software reset (all registers returned to their default values) or clear (all CODE and DAC registers cleared to their default values).	Sets the DAC Latch Mode of the corresponding DAC: 0 = DAC latch is LOAD controlled 1 = DAC latch is transparent.	Sets the reference operating mode. REF Power (B2): 0 = Internal reference is only powered if at least one DAC is powered. 1 = Internal reference is always powered.
	B0		A DAG	0 = CLR 1 = RST	A DAC	REF Mode 00 = EXT 01 = 2.5V 10 = 2.0V 11 = 4.1V
	<u>8</u>		DVC B	×	DAC B	90 = 01 = 11 = 11 = 11 = 11
	B2		DAC C	×	DAC C	BEF Pow-er Mode
	B3		DAC D	×	DAC D	×
	B4		Power Mode 00 = 00 = 11 HΩ 1 = PD 110 HΩ 11 = PD 110 HΩ 11 = PD 110 HΩ 11 = PD Hi-Z	×	×	×
	B5		Power Mode 00 = Normal 01 = PD 1kΩ 10 = PD 100kΩ 11 = PD	×	×	×
	B6		×	×	×	×
	B7		×	×	×	×
	88 B8		×	×	×	×
	B3		×	×	×	×
	B10		×	×	×	×
	B11		×	×	×	×
(pa	B12		×	×	×	×
ds Summary (continued)	B13		×	×	×	×
ont	B14		×	×	×	×
<u>၁</u>	B15		×	×	×	×
nar	B16		×	×	×	×
Ē	B17		×	×	×	×
S.	B18		×	×	×	×
nds	B19		0	-	0	-
ıma	B20	NDS	0	0		-
λoπ	B21	ММА	-	τ		-
ပ္ပ	B22	ON CC	×	×	×	×
3.	B23	RATIC	0	0	0	0
Table 3. I ² C Comman	COMMAND	CONFIGURATION COMMANDS	POWER	SW_ RESET or SW_ CLEAR	CONFIG	REF

	DESCRIPTION		Writes data to the selected CODE register(s) (multibyte variant).	Transfers data from the selected CODE registers to the selected DAC register(s) (multibyte variant).	Simultaneously writes data to the selected CODE register(s) while updating all DAC registers (multibyte variant).	Simultaneously writes data to the selected CODE register(s) while updating selected DAC register(s) (multibyte variant).
	B0		×	×	×	×
	B1		×	×	×	×
	B2		×	×	×	×
	B3		×	×	×	×
	B4		æ	×	#:	Æ
	B5		EGISTE [3:0]	×	EGISTE	EGISTE
	B6		CODE REGISTER DATA[3:0]	×	CODE REGISTER DATA[3:0]	CODE REGISTER DATA[3:0]
	В7		00	×	CC	00
	B8			×		
	B3			×		
	B10		E	E		
	B11		CODE REGISTER DATA[11:4]	×	CODE REGISTER DATA[11:4]	CODE REGISTER DATA[11:4]
p	B12		ODE R DATA	×	ODE R DATA	ODE R
nue	B13		Ō	×	Ō	
onti				×		
y (c	B15			×		
Table 3. I ² C Commands Summary (continued)	B18 B17 B16 B15 B14		DAC ADDRESS	DAC ADDRESS	DAC ADDRESS	DAC
nds	B19		0	-	0	-
ma	B20	DS	0	0	+	-
mo;	B21	MMAN	0	0	0	0
ပ္ပ	B22	C CO	-	-	-	τ-
3.	B23	TE DA	0	0	0	0
Table (COMMAND B23 B22	MULTIBYTE DAC COMMANDS	CODEn Multibyte	LOADn Multibyte	CODEn_ LOAD_ ALL Multibyte	CODEn_ LOADn Multibyte

Table 4. DAC Selection

B18	B17	B16	DAC SELECTED
0	0	0	DAC A
0	0	1	DAC B
0	1	0	DAC C
0	1	1	DAC D
1	X	X	ALL DACs

CODEn Command

The CODEn command updates the CODE register contents for the selected DAC(s). Changes to the CODE register content based on this command will not affect DAC outputs directly unless the latch has been configured to be transparent (see the CONFIG command). In order to update CODE register content of all DACs, use the CODEn command with DAC selection = 1XX = all DACs. The CODEn command supports the multibyte protocol. See Table 3 and Table 5.

Table 5. CODEn (000) Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	B0
0	М	0	0	0	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Χ	Χ	Χ	Х
Reserved	Multibyte		CODEr		Dac	: Addı	ress		Co	ode R	egiste	er Data	a [11:4	4]		Code	_	gister Data Don't Ca				Care	
		Data	Defau	ılt Valı	ue →			0	0	0	0	0	0	0	0	0	0	0	0	Χ	Χ	Χ	Χ
		С	omma	nd By	te					Da	ata Hi	gh By	te			0 0 0 0 X X X Data Low Byte							

LOADn Command

The LOADn command (B[23:20] = 0001) updates the DAC register content for the selected DAC(s) by uploading the current contents of the CODE register. The LOADn command can be used with DAC SELECTION = 1XX = ALL DACs to issue a software load for all DACs, which does not alter the existing content of any CODE register (unlike CODEn_ LOAD_ALL command). See Table 3 and Table 6. The LOADn command supports the multibyte protocol.

Table 6. LOADn (001) Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	В6	B5	B4	В3	B2	B1	В0
0	М	0	0	1	A2	A1	Α0	Χ	Χ	Χ	Χ	Х	Х	Χ	Х	Х	Χ	6 B5 B4 B3 B2 B1 E				Χ	
Reserved	Multibyte		.OADr ommai		DAC	C Add	ress				Don't	Care							Don't	Care			
		С	omma	nd By	te																		

CODEn LOAD ALL Command

The CODEn_LOAD_ALL command updates the CODE register contents for the selected DAC(s) as well as the DAC register content of all DACs. Channels for which the CODE register content has not been modified since the last load to DAC register will not be updated to reduce digital crosstalk. The CODEn_LOAD_ALL command by definition will modify at least one CODE register. To avoid this, use the LOADn command with DAC SELECTION = ALL DACs. The CODEn LOAD ALL command supports the multibyte protocol. See Table 3 and Table 7.

Table 7. CODEn_LOAD_ALL (010) Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	В0
0	М	0	1	0	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Χ	Х	Х	Х
Reserved	Multibyte	CODI ALL	En_ L(Comn	DAD_ nand	DAC	C Add	ress		C	ode R	egiste	er Dat	a[11:4	1]		[3:0]					Care		
	Data Default Value →							0	0	0	0	0	0	0	0	0	0	0	0	Χ	Χ	Χ	Χ
	Data Default Value → Command Byte									Da	ata Hi	gh By	te					Da	ata Lo	w By	te		

CODEn_LOADn Command

The CODEn LOADn command updates the CODE register contents for the selected DAC(s) as well as the DAC register content of the selected DAC(s). Channels for which the CODE register content have not been modified since the last load to DAC register will not be updated to reduce digital crosstalk. See Table 3 and Table 8.

Table 8. CODEn_LOADn (011) Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	В0
0	М	0	1	1	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Χ	Χ	Χ	Χ
Reserved	Multibyte		En_LC ommai		DAC	C Add	ress		Co	ode R	egiste	r Data	a [11:4	4]		Code	e Reg [3:	ister Data Don't Care					
		Data	Default Value →					0	0	0	0	0	0	0	0	0	0	0	0	Χ	Χ	Χ	Χ
		С	omma	nd By	te					Da	ata Hi	gh By	te					D	ata Lo	w By	te		

POWER Command

The MAX5816 features a software-controlled powermode (POWER) command. The POWER command updates the power-mode settings of the selected DACs while the power settings of the remaining of the DACs remain unchanged. The new power setting is determined by bits B[5:4] while the affected DAC(s) are selected by bits B[3:0]. If all DACs are powered down, the device enters a STANDBY mode.

In power-down, the output is disconnected from the buffer and is grounded when one of the two selectable internal resistors or set to high impedance. See Table 9 for the selectable internal resistor values in power-down mode. In STANDBY mode, the DAC register retains its value so that the output is restored when the device powers up. The serial interface remains active in power-down

In powered down mode, the internal reference can be powered down or it can be set to remain powered-on for external use in STANDBY mode, parts using external reference do not load the REF. See Table 9.

Table 9. POWER (100) Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	В0
0	Χ	1	0	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	PD1	PD0	D	С	В	Α
Reserved	Don't Care		OWE mma		Do	on't Ca	are				Don't	Care				Don't	Care	Mo 00 Nor mc 01 = 10) =	D.	AC Se	electic	on
		Data	Defa	ult Va	lue →	•		Х	Χ	Χ	Х	Χ	Х	Χ	Х	Х	Χ	0	0	1	1	1	1
		С	omma	and B	yte					D	ata Hi	gh By	te					D	ata Lo	w Byt	te		

SW RESET and SW CLEAR Command

The SW_RESET and SW_CLEAR commands provide a means of issuing a software reset or software clear operation. Set B0 = 0 to issue a software clear operation

to return all CODE and DAC registers to the zero-scale value. Set B0 = 1 to reset all CODE, DAC, and configuration registers to their default values. See Table 10.

Table 10. SW RESET (101) Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	В0
0	Х	1	0	1	Х	Х	Χ	Х	Х	Х	Χ	Χ	Х	Χ	Х	Χ	B6 B5 B4 B3 B2 B1 X X X X X X Don't Care						R0
Reserved	Don't Care	SW	RESE /_CLE omma	AR	Do	on't Ca	are				Don't	Care						Do	on't Ca	are			0 = Clear 1= Reset
		Data	Defa	ult Val	ue →			Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Х	Х	Χ	1
		Co	omma	ınd By	/te					Da	ata Hiç	gh By	te					Е	Data L	ow B	yte		

CONFIG Command

The CONFIG command allows independent configurations of the DAC. In normal mode (0), the DAC latch is operational and responds to LOAD commands. In transparent mode (1), the DAC latch is transparent and CODE register contents are supplied directly to the DAC outputs. See Table 11.

Table 11. CONFIG Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	B4	В3	B2	B1	В0
0	Χ	1	1	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	D	С	В	Α	Χ	Χ	Χ	Χ	D	С	В	Α
Reserved	Don't Care	_	ONFI(ommar		Do	on't Ca	are				Don't	Care					Don't	Care	DAC Latch Mod				
	Data Default Value →							Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	0	0	0
		С	omma	nd By	te					Da	ata Hi	gh By	te					D	ata Lo	ow By	te		

REF Command

The REF command updates the global reference setting used for all DAC channels. Set B[1:0] = 00 to use an external reference for the DACs or set B[1:0] to 01, 10, or 11 to select either the 2.500V, 2.048V, or 4.096V internal reference, respectively.

If RF2 (B2 = 0) is set to zero (default) in the REF command, the reference will be powered down any time all DAC channels are powered down (in STANDBY mode). If RF2 is set to one, the reference will remain powered even if all DAC channels are powered down, allowing continued operation of external circuitry. In this mode the 1µA shutdown state is not available. See Table 12.

Table 12. REF Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	В8	B7	В6	B 5	B4	В3	B2	B1	В0
0	Χ	1	1	1	Х	Х	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	RF2	RF1	RF0
Reserved	Don't Care	REF	Comr	mand	Do	on't Ca	are				Don't	Care					Do	n't Ca	are		0 = Default 1 = Always On	REF Mod 00 = 01 = 2.50 10 = 2.04 11 = 4.09	le: : Ext : : : : : : : :
		Data	Defa	ult Val	ue →			Х	Χ	Χ	Χ	Х	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	0	0
		С	omma	nd By	/te					Da	ata Hi	gh By	te						Data L	_ow B	Syte		

Applications Information

Power-On Reset (POR)

When power is applied to VDD, the DAC output is set to zero scale. To optimize DAC linearity, wait until the supplies have settled and the internal setup and calibration sequence completes (200µs, typ). Note all commands issued during the period will be ignored.

Power Supplies and Bypassing Considerations

Bypass V_{DD} with high-quality ceramic capacitors to a low-impedance ground as close as possible to the device. Minimize lead lengths to reduce lead inductance. Connect the GND to the analog ground plane.

Layout Considerations

Digital and AC transient signals on GND can create noise at the output. Connect GND to form the star ground for the DAC system. Refer remote DAC loads to this system ground for the best possible performance. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane, or star connect all ground return paths back to the MAX5816 GND. Carefully layout the traces between channels to reduce AC cross-coupling. Do not use wirewrapped boards and sockets. Use shielding to minimize noise immunity. Do not run analog and digital signals parallel to one another, especially clock signals. Avoid routing digital lines underneath the MAX5816 package.

Definitions

Integral Nonlinearity (INL)

INL is the deviation of the measured transfer function from a straight line drawn between two codes once offset and gain errors have been nullified.

Differential Nonlinearity (DNL)

DNL is the difference between an actual step height and the ideal value of 1 LSB. If the magnitude of the DNL ≤ 1 LSB, the DAC guarantees no missing codes and is monotonic. If the magnitude of the DNL \geq 1 LSB, the DAC output may still be monotonic.

Offset Error

Offset error indicates how well the actual transfer function matches the ideal transfer function at a single point. Typically, the point at which the offset error is specified is at or near the zero-scale point of the transfer function.

Gain Error

Gain error is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.

Settling Time

The settling time is the amount of time required from the start of a transition, until the DAC output settles to the new output value within the converter's specified accuracy.

Digital Feedthrough

Digital feedthrough is the amount of noise that appears on the DAC output when the DAC digital control lines are toggled.


Digital-to-Analog Glitch Impulse

A major carry transition occurs at the midscale point where the MSB changes from low to high and all other bits change from high to low, or where the MSB changes from high to low and all other bits change from low to high. The duration of the magnitude of the switching glitch during a major carry transition is referred to as the digital-to-analog glitch impulse.

The digital-to-analog power-up glitch is the duration of the magnitude of the switching glitch that occurs as the device exits power-down mode.

Ultra-Small, Quad-Channel, 12-Bit Buffered Output DAC with Internal Reference and I²C Interface

Detailed Functional Diagram



Ultra-Small, Quad-Channel, 12-Bit Buffered Output DAC with Internal Reference and I²C Interface





Figure 10. Bipolar Operating Circuit

Typical Operating Circuit



Ordering Information

PART	PIN-PACKAGE	RESOLUTION (BIT)	INTERNAL REFERENCE TEMPCO (ppm/°C)
MAX5816ATB+T	10 TDFN-EP*	12	10 (typical)

Note: The device is specified over the -40°C to +125°C temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.*EP = Exposed pad.

Chip Information

Package Information

PROCESS: BiCMOS

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
10 TDFN-FP	T1033+1	21-0137	

Ultra-Small, Quad-Channel, 12-Bit Buffered Output DAC with Internal Reference and I²C Interface

Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	2/12	Initial release	_

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.