ABSOLUTE MAXIMUM RATINGS

IN, SHDN, FLAG, OUT to GND.	0.3V to +6V
RESET to GND	0.3V to (V _{OUT} + 0.3V)
SS to GND	0.3V to (V _{IN} + 0.3V)
IN to OUT	±6V
OUT Short Circuit to GND	Continuous
All Pins ESD Handling (Human I	Body Model)2kV

727mW
1951.2mW
-40°C to +85°C
40°C to +125°C
65°C to +150°C
+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = V_{OUT} + 1V, \overline{SHDN} = IN, C_{OUT} = 3.3 \mu F, T_A = -40 ^{\circ}C$ to $+85 ^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25 ^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Operating Voltage	V _{IN}					5.5	V
Input Undervoltage Lockout Threshold	Vuvlo	V _{IN} rising	2.00		2.25	V	
Input Undervoltage Lockout Threshold Hysteresis					50		mV
		SHDN = IN, I _{OUT} = 0			90	150	
Quiescent Current	IQ	SHDN = IN, I _{OUT} = 0, V _{UVLO} < V _{IN} < V _{OUT} (150		μΑ
		SHDN = GND, IOUT =	: 0		0.1	2	
Dran aut Valtaga (Nata 2)		I 500mm A	$T_A = +25^{\circ}C$		200	300	ma\/
Dropout Voltage (Note 2)		I _{OUT} = 500mA	$T_A = -40$ °C to $+85$ °C			330	mV
lou		I _{OUT} = 1mA to 500mA	I _{OUT} = 1mA to 500mA, T _A = +25°C			+1.3	0/1/
Output Voltage Accuracy		I _{OUT} = 1mA to 500mA, T _A = -40°C to +85°C		-2		+2	%V _{NOM}
Output Current	lout		500			mA	
Output Current Limit		V _{OUT} = 0V	V _{OUT} = 0V			660	mA
Reverse Current at V _{IN}		$V_{OUT} = 5.5V$, $V_{IN} = 0V$		0.1	2	μΑ	
		Css = not connected		0.5	1	2.0	
Soft-Start Time (Note 3)	tss	$C_{SS} = 0.01 \mu F$		4	10	15	ms
		$C_{SS} = 0.1 \mu F$	0.1µF		100	150	
Line Regulation (Note 4)		V _{OUT} + 0.5V < V _{IN} <	$T_A = +25$ °C	-0.04	+0.02	+0.065	%V _{NOM} /
Line Regulation (Note 4)		$5.5V$, $I_{LOAD} = 100 \mu A$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-0.05	+0.03	+0.08	V
Load Regulation		100μA < I _{LOAD} < 500	mA , $V_{IN} = V_{OUT} + 1V$		1.3		%V _{NOM}
Output Noise		10Hz to 100kHz, CSS	= 0.01µF		70		μV _{RMS}
SHUTDOWN INPUT (SHDN)							
OUT Discharge Resistance in Shutdown (MAX4837)		SHDN = GND			900		Ω
SHDN Input-Voltage High	VIH			1.4			V
SHDN Input-Voltage Low	VIL					0.5	V
SHDN Input Hysteresis					30		mV
SHDN Input Leakage Current		SHDN = IN or GND		-100		+100	nA

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{IN} = V_{OUT} + 1V, \overline{SHDN} = IN, C_{OUT} = 3.3 \mu F, T_A = -40 ^{\circ} C$ to $+85 ^{\circ} C$, unless otherwise noted. Typical values are at $T_A = +25 ^{\circ} C$.) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
RESET OUTPUT (MAX4837)	•						
RESET Threshold	VRESET		0.85 x V _{OUT}	0.875 x V _{OUT}	0.90 x V _{OUT}	V	
OUT Drop to RESET Delay (Note 5)	tor			35		μs	
		D1 timing option	2.5	3.75	5.0		
RESET Timeout Period		D2 timing option	20	30	40		
RESET Timeout Period	TRESET	D3 timing option	150	225	300	ms	
		D4 timing option	1200	1800	2400		
		V _{OUT} ≥ 1.0V, I _{SINK} = 50μA, RESET asserted			0.3		
RESET Output-Voltage Low		V _{OUT} ≥ 1.5V, I _{SINK} = 3.2mA, RESET asserted			0.4	V	
RESET Output-Voltage High		V _{OUT} ≥ 2.0V, I _{SOURCE} ≤ 500μA, RESET deasserted	0.8 x V _{OUT}			V	
FLAG OUTPUT (MAX4836)							
Blanking Time (Note 6)	tBLANK	$V_{OUT} + 1V \le V_{IN} \le 5.5V$, OUT = GND	5	10	17	ms	
Open-Drain FLAG Output- Voltage Low		I _{SINK} = 3.2mA, FLAG asserted, V _{OUT} ≥ 1.5V			0.4	V	
Open-Drain FLAG Leakage Current		V _{FLAG} = 5.5V		0.01	1	μΑ	
THERMAL PROTECTION							
Thermal-Shutdown Temperature		Junction temperature rising		+165		°C	
Thermal-Shutdown Hysteresis				15		°C	


- **Note 1:** Parts are 100% tested at +25°C. Limits across the full temperature range are guaranteed by design and correlation over the specified temperature range.
- **Note 2:** The dropout voltage is measured from V_{IN} to V_{OUT} when V_{OUT} is 2% below its nominal value. The nominal output voltage is measured from V_{OUT} to GND when V_{IN} is 1V greater than V_{OUT} . Defined only for $V_{OUT} \ge 2.5V$.
- Note 3: Soft-start time is defined as the time required for the output to rise from 10% of its nominal value to 90% of its nominal value.
- Note 4: For V_{OUT} < 2V, V_{IN} must be above 2.5V.
- **Note 5:** This is the maximum time OUT can be out of tolerance before a reset is issued. It is implemented to ensure that momentary output glitches do not trigger a reset condition.
- Note 6: In startup mode, the blanking time counter is not started until the soft-start time has elapsed. The total time from startup to FLAG issued is tss + tbl ANK.


Typical Operating Characteristics


(V_{IN} = V_{OUT} + 1V, SHDN = IN, C_{OUT} = 3.3μF, T_A = +25°C, unless otherwise noted.)























Typical Operating Characteristics (continued)

 $(V_{IN} = V_{OUT} + 1V, \overline{SHDN} = IN, C_{OUT} = 3.3\mu F, T_A = +25^{\circ}C$, unless otherwise noted.)













Typical Operating Characteristics (continued)


 $(V_{IN} = V_{OUT} + 1V, \overline{SHDN} = IN, C_{OUT} = 3.3\mu F, T_A = +25^{\circ}C, unless otherwise noted.)$












 $V_{OUT} = 2.5V$ $I_{LOAD} = I_{LIMIT}$ MAXIMUM FLAG CONNECTED TO LOGIC SUPPLY


STARTUP IN AN OVERLOAD CONDITION (Css = 0.01 $\mu\text{F})$

10ms/div



 $V_{OUT} = 2.5V$ $I_{LOAD} = I_{LIMIT}$ MAXIMUM
FLAG CONNECTED TO LOGIC SUPPLY

NORMALIZED OUTPUT VOLTAGE vs. TEMPERATURE



Pin Description

Р	IN	NAME	FUNCTION
SOT23	TDFN	IVAIVIE	FUNCTION
1	1	IN	Regulator Power Input. Bypass IN to GND with a 0.1µF ceramic capacitor. Install the bypass capacitor as close to the device as possible.
2	2	GND	Ground
3	3	SHDN	Active-Low Shutdown Input. Drive SHDN low to shutdown the regulator. Drive SHDN high or connect to IN for normal operation.
		FLAG (MAX4836)	Overcurrent Flag. Open-drain FLAG goes low when the device senses sustained current exceeding the current-limit threshold for a duration longer than the blanking time. FLAG is high when SHDN is low or the device is in thermal shutdown.
		RESET (MAX4837)	Active-Low Reset Output. Push-pull RESET goes low when the voltage at OUT is below the reset threshold or when the voltage at OUT is greater than IN. RESET is low when SHDN is low or the device is in thermal shutdown. After the reset condition terminates, RESET remains low for the duration of the reset timeout period.
5	5	SS	Soft-Start Control. Connect a capacitor, C _{SS} , from SS to GND to program the output rise time at startup. No capacitor from SS to GND gives 1ms output rise time at startup. See the soft-start response time plots in the <i>Typical Operating Characteristics</i> .
6	6	OUT	Regulator Output. Bypass OUT to GND with a 3.3 μ F or larger ceramic capacitor. The capacitor's ESR should be less than 0.2Ω for stable operation.
	EP	EP	Exposed Pad. EP is internally connected to GND. Externally connect EP to GND to provide a low thermal resistance path from the IC junction to the PC board.

Detailed Description

The MAX4836/MAX4837 are ultra-low quiescent current, low-dropout linear regulators with an integrated current limiter. These devices guarantee up to 500mA drive capabilities and regulate the preset output voltage.

The MAX4836 has a flag output that asserts low when the load current exceeds the current limit for more than the blanking time (tBLANK). The MAX4837 has a reset output that asserts low when the regulator output voltage is below the reset threshold voltage (VRESET). VRESET is 87.5% of the nominal output voltage. Figure 1 shows the simplified functional diagram and Figure 2 shows the typical application circuits.

FLAG Output (MAX4836)

The open-drain FLAG output goes low and the LDO's pass transistor is latched off when the current in the pass transistor is at its output current limit for more than the blanking time (t_{BLANK}). Cycling IN or SHDN (high to low to high) brings the device out of its latched-off state and back into normal operation.

RESET Output (MAX4837)

The RESET output asserts when one of the following conditions occurs:

- The input voltage (V_{IN}) is below the input undervoltage lockout threshold (V_{UVLO}).
- The output voltage (V_{OUT}) is below the reset threshold (V_{RESET}).
- SHDN is pulled low.
- The device is in thermal shutdown.
- When VOUT > VIN

RESET remains low for the reset timeout period (treset) after reset conditions are terminated. There are four RESET timeout periods available as shown in the Electrical Characteristics table. RESET is available in a push-pull configuration as shown in the Selector Guide.

Shutdown

Pull SHDN low to shut down the LDO and reduce the quiescent current consumption of the device from 90µA to 0.1µA. In shutdown mode, the pass transistor, control circuit, and reference circuit are turned off. Connect SHDN to a supply voltage greater than V_{IH} to turn on the LDO.






Figure 1. Functional Diagram




Figure 2. Typical Application Circuits

· ______NIXI/N

Shutdown Discharge (MAX4837)

OUT discharges through a 900Ω internal resistor during shutdown mode.

Reverse OUT to IN Current

When the output voltage is greater than the input voltage, the internal pass transistor turns off. To avoid reverse-charging the input source, the current at IN is guaranteed to be below $3\mu A$ when $V_{OUT} \ge V_{IN}$.

Current Limit

The MAX4836/MAX4837 include an accurate internal current-limiting circuit. OUT can be shorted to ground indefinitely without damaging the part.

The MAX4836 latches off if the load current exceeds the current limit for more than the blanking time (see the FLAG Output section). During soft-start, the device does not latch off to an overload condition. During an overload condition, the MAX4837 holds the current at current limit until the thermal limit is reached. Once the junction temperature reaches +165°C, thermal shutdown occurs.

Thermal Shutdown

When the junction temperature (T_J) exceeds +165°C, the LDO's pass transistor turns off allowing the junction to cool. The LDO's pass transistor turns on again after the IC's junction temperature cools by 15°C, resulting in a pulsed output during continuous thermal-overload conditions.

Soft-Start

During power-up, the soft-start ensures that the output ramps up slowly reducing inrush current peaks. See the soft-start response time plots in the *Typical Operating Characteristics*. The soft-start time (tss) is given by the following equation:

tss = Css (ms)

where Css is in nF.

A soft-start capacitor (Css) of 10nF gives a 10ms tss. A 1ms minimum soft-start time is fixed internally to ensure that the output rises slowly even without any external capacitor at SS pin to ground. The device is in soft-start mode when either the voltage at IN or SHDN is cycled high to low to high.

Applications Information

Capacitor Selection and Regulator Stability

For stable operation over the full temperature range and with load currents up to 500mA, use a $3.3\mu\text{F}$ (min) ceramic output capacitor with an ESR <0.2 Ω . To reduce noise and improve load transient response, stability, and power-supply rejection, use larger output capacitor values such as $10\mu\text{F}$ (note that some ceramic capacitors exhibit large capacitance and ESR variation with temperature). X7R capacitors provide good performance over the -40°C to +85°C operating temperature range.

To improve power-supply rejection and transient response, use a 0.1µF capacitor between IN and GND. The MAX4836/MAX4837 remain stable with purely resistive loads or current loads up to 500mA.

15kV Operational ESD Protection

A 3.3 μ F or higher value ceramic capacitor from OUT to GND provides a 15kV (Human Body Model) protection at OUT. The ESR value of the capacitor should be less than 0.2 Ω .

Reset Transient Immunity

The reset circuit is relatively immune to short duration, falling Vout transients. The *Typical Operating Characteristics* show a graph of the Maximum Transient Duration vs. Reset Threshold Overdrive for which reset is not asserted. The graph was produced using falling Vout transients starting at Vout and ending below the reset threshold by the magnitude indicated (reset threshold overdrive). The graph shows the maximum pulse width that a falling Vout transient can typically have without triggering the reset pulse. As the amplitude of the transient increases (i.e., goes further below the reset threshold), the maximum allowable pulse width decreases. Typically, a Vout transient that goes only 10mV below the reset threshold and lasts up to 54µs does not trigger a reset pulse.

Layout

When using the TDFN package, connect its exposed paddle to GND to provide a low thermal resistance path for heat transfer from the IC junction to the printed circuit board.



Selector Guide

PART	PIN- PACKAGE	OUTPUT CURRENT (mA)	RESET OUTPUT CONFIGURATION	RESET (FLAG)	SHUTDOWN DISCHARGE	LATCH OFF
MAX4836EUTxyC-T	6 SOT23-6	500	Open-Drain	FLAG	No	Yes
MAX4836ETTxyC-T	6 TDFN-6	500	Open-Drain	FLAG	No	Yes
MAX4837EUTxyBdd-T	6 SOT23-6	500	Push-Pull	RESET	Yes	No
MAX4837ETTxyBdd-T	6 TDFN-6	500	Push-Pull	RESET	Yes	No

Suffix 'xy' in the part number stands for nominal output voltage. 1.8V, 2.5V, 2.8V, 3.0V, 3.3V are the standard options. For other voltages between 1.5V to 3.3V, contact factory.

Table 1. Standard Output Voltage Suffix Guide


xy OUTPUT VOLTAGE (
18	1.8		
25	2.5		
28	2.8		
30	3.0		
33	3.3		

Nonstandard output voltages from 1.5V to 3.3V are available in 100mV increments. Contact factory for availability.

Table 2. RESET Timeout Period Suffix Guide

dd	RESET TIMEOUT (ms)
D1	3.75
D2	30
D3	225
D4	1800

Pin Configurations (continued)



Chip Information

TRANSISTOR COUNT: 1575


PROCESS: BICMOS

TDFN Exposed Pad: Connected to GND

D ______ /N/XI/N

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



COMMON DIMENSIONS						
SYMBOL	MIN.	MAX.				
Α	0.70	0.80				
D	2.90	3.10				
E	2.90	3.10				
A1	0.00	0.05				
L	0.20	0.40				
k	0.25 MIN.					
A2	0.20 REF.					

PACKAGE VARIATIONS							
PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e
T633-1	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF
T833-1	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF
T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF
T1433-1	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.03	2.40 REF
T1433-2	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.03	2.40 REF

- NOTES:


 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
 2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
 3. WARPAGE SHALL NOT EXCEED 0.10 mm.
 4. PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
 5. DRAWING CONFORMS TO JEDEC MO229, EXCEPT DIMENSIONS "D2" AND "E2", AND T1433-1 & T1433-2.
 6. "N" IS THE TOTAL NUMBER OF LEADS.

DALL		(L	//I
	E OUTLINE, 6, 8, 10 & 14L (POSED PAD, 3x3x0.80 m		
APPROVAL	DOCUMENT CONTROL NO.	REV	2/



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600