ABSOLUTE MAXIMUM RATINGS

Power-Supply Voltage (V _{CC})	
Voltage at DISABLE, OUTPOL, RSSI,	,
CAZ1, CAZ2, LOS, TH	0.5V to (V _{CC} + 0.5V)
Current into LOS	1mA to +9mA
Differential Input Voltage (IN+ - IN-)	2.5V
Continuous Current at CML Outputs	
(OUT+, OUT-)	25mA to +25mA

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
TQFN (derate 17.7mW above +70°C)1.4V	Ν
Operating Junction Temperature Range (TJ)55°C to +150°C	С
Storage Ambient Temperature Range (T _s)55°C to +150°C	С
Lead Temperature (soldering, 10s)+260°C	С
Soldering Temperature (reflow)	
TQFN+240°0	С
Hybrid TQFN+250°C	С

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.97V \text{ to } 3.63V, \text{ ambient temperature} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{CML output load is } 50\Omega \text{ to } V_{CC}, \text{ C}_{AZ} = 0.1\mu\text{F}, \text{ typical values are at } +25^{\circ}\text{C}, \text{ V}_{CC} = 3.3V, \text{ unless otherwise specified. The data input transition time is controlled by a 4th-order Bessel filter with } f_{-3dB} = 0.75 \times 2.667\text{GHz}$ for all data rates of 2.667Gbps and below, and with $f_{-3dB} = 0.75 \times \text{data rate for data rates} > 3.2\text{Gbps.})$

PARAMETER	PARAMETER SYMBOL CONDITIONS		MIN	ТҮР	MAX	UNITS	
Single-Ended Input Resistance		Single ended to V _{CC}	42	50	58	Ω	
Input Return Loss		Differential, f < 3GHz, DUT is powered on		13		dB	
Input Sensitivity	Vin-min	(Note 1)			5	mV _{P-P}	
Input Overload	VIN-MAX	(Note 1)	1200			mV _{P-P}	
Single-Ended Output Resistance		Single ended to V _{CC}	42	50	58	Ω	
Output Return Loss		Differential, f < 3GHz, DUT is powered on		10		dB	
Differential Output Voltage			600	780	1200	mV _{P-P}	
Differential Output Signal when Disabled		Outputs AC-coupled, V _{IN-MAX} applied to input (Note 2)			10	mV _{P-P}	
		K28.5 pattern at 4.25Gbps		8.7	25		
		K28.5 pattern at 3.2Gbps	8.5 25 9.3 30				
Deterministic Jitter (Notes 2, 3)	DJ	2 ²³ - 1 PRBS equivalent pattern at 2.7Gbps (Note 4)			30	psp-p	
		K28.5 pattern at 2.1Gbps	S		25		
		2 ²³ - 1 PRBS equivalent pattern at 155Mbps 25		50]		
Random Jitter		Input = $5mV_{P-P}$		6.5			
(Note 5)	Input = 10mV _{P-P}			3		PSRMS	
Data Output Transition Time		20% to 80%, 4.25Gbps 3.1875GHz Bessel input filter V _{IN} = 20mV _{P-P}		60		ps	
		20% to 80% (Note 2)		86	115		
Input-Referred Noise				185		μV _{RMS}	
Low-Frequency Cutoff		C _{AZ} = open		70		kHz	
Low-inequency Cuton		$C_{AZ} = 0.1 \mu F$		0.8		KIIZ	
Power-Supply Current	100	(Note 6)		32	49	mA	
	Icc	LOS disabled		37			
Power-Supply Noise Rejection	PSNR	f < 2MHz		26		dB	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 2.97V \text{ to } 3.63V, \text{ ambient temperature} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ CML output load is } 50\Omega \text{ to } V_{CC}, \text{ C}_{AZ} = 0.1\mu\text{F}, \text{ typical values are at } +25^{\circ}\text{C}, \text{ V}_{CC} = 3.3V, \text{ unless otherwise specified}.$ The data input transition time is controlled by a 4th-order Bessel filter with f_{-3dB} = 0.75 × 2.667GHz for all data rates of 2.667Gbps and below, and with f_{-3dB} = 0.75 × data rate for data rates > 3.2Gbps.)

PARAMETER	SYMBOL	CC	ONDITIONS	MIN	ТҮР	MAX	UNITS
LOSS OF SIGNAL at 4.25Gbps	K28.5 pattern	(Note 2)		-			1
LOS Hysteresis		10log (VDEASSERT/VASSERT)		1.25	2.2		dB
LOS Assert/Deassert Time		(Note 8)		2		100	μs
LOS Assert		$R_{TH} = 280 k\Omega$			18.5		mV _{P-P}
LOS Deassert		$R_{TH} = 280 k\Omega$			28		mV _{P-P}
LOSS OF SIGNAL at 2.5Gbps ()	lotes 2, 7)			•			
LOS Hysteresis		10log (VDEASSERT	Nassert)	1.25	2.2		dB
LOS Assert/Deassert Time		(Note 8)		2		100	μs
Low LOS Assert Level		$R_{TH} = 20k\Omega$		2.8	4.1		mV _{P-P}
Low LOS Deassert Level		$R_{TH} = 20k\Omega$			6.7	11.6	mV _{P-P}
Medium LOS Assert Level		R _{TH} = 280Ω		10.3	15.2		mV _{P-P}
Medium LOS Deassert Level		R _{TH} = 280Ω			25	38.6	mV _{P-P}
High LOS Assert Level		R _{TH} = 80Ω		22.8	38.3		mV _{P-P}
High LOS Deassert Level		$R_{TH} = 80\Omega$			65.2	99.3	mV _{P-P}
LOSS OF SIGNAL at 155Mbps (Note 7)						
LOS Hysteresis		10log (VDEASSERT	NASSERT)		2.1		dB
LOS Assert/Deassert Time		(Note 8)			20		μs
Low LOS Assert Level		$R_{TH} = 20k\Omega$			3.5		mV _{P-P}
Low LOS Deassert Level		$R_{TH} = 20k\Omega$			5.6		mV _{P-P}
Medium LOS Assert Level		$R_{TH} = 280\Omega$			13.3		mV _{P-P}
Medium LOS Deassert Level		$R_{TH} = 280\Omega$			21.2		mV _{P-P}
High LOS Assert Level		$R_{TH} = 80\Omega$			33.3		mV _{P-P}
High LOS Deassert Level		$R_{TH} = 80\Omega$			55.5		mV _{P-P}
RSSI							
RSSI Current Gain (Note 9)	Arssi	ARSSI = IRSSI/ICM	1_RSSI		0.03		
Input-Referred RSSI Current		IRSSI/ARSSI	ICM_INPUT < 6.6mA	-31		+33	μA
Stability		(Note 10) ICM_INPUT > 6.6mA		-73		+90	μΛ
TTL/CMOS I/O							
LOS Output High Voltage	VOH	$R_{LOS} = 4.7 k\Omega$ to 1	0k Ω to V _{CC_host} (3V)	2.4			V
LOS Output Low Voltage	V _{OL}	$R_{LOS} = 4.7 k\Omega$ to 10k Ω to V _{CC_host} (3.6V)				0.4	V
LOS Output Current		$R_{LOS} = 4.7 k\Omega \text{ to } 10 k\Omega \text{ to } V_{CC_host} (3.3V);$ IC is powered down				40	μA
DISABLE Input High	VIH			2.0			V
DISABLE Input Low	VIL					0.8	V
DISABLE Input Current		$R_{LOS} = 4.7 k\Omega$ to $10 k\Omega$ to $V_{CC host}$				10	μA

Note 1: Between sensitivity and overload, all AC specifications are met.

Note 2: Guaranteed by design and characterization.

Note 3: The deterministic jitter caused by this filter is not included in the DJ generation specifications (input).

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 2.97V \text{ to } 3.63V, \text{ ambient temperature} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{CML output load is } 50\Omega \text{ to } V_{CC}, \text{C}_{AZ} = 0.1\mu\text{F}, \text{typical values are at } +25^{\circ}\text{C}, \text{V}_{CC} = 3.3V, \text{ unless otherwise specified. The data input transition time is controlled by a 4th-order Bessel filter with } f_{-3dB} = 0.75 \times 2.667\text{GHz}$ for all data rates of 2.667Gbps and below, and with $f_{-3dB} = 0.75 \times \text{data rate for data rates} > 3.2\text{Gbps.})$

- **Note 4:** 2²³ 1 PRBS pattern was substituted by K28.5 pattern to determine the high-speed portion of the deterministic jitter. The low-speed portion of the DJ (baseline wander) was obtained by measuring the eye width difference between outputs generated using K28.5 and 2²³ 1 PRBS patterns.
- Note 5: Random jitter was measured without using a filter at the input.
- **Note 6:** The supply current measurement excludes the CML output currents by connecting the CML outputs to a separate V_{CC} (see Figure 1).
- Note 7: Unless otherwise specified, the pattern for all LOS detect specifications is 2²³ 1 PRBS.
- Note 8: The signal at the input is switched between two amplitudes, Signal_ON and Signal_OFF, as shown in Figure 2.
- Note 9: I_{CM_INPUT} is the input common mode. I_{RSSI} is the current at the RSSI output.
- Note 10: Stability is defined as variation over temperature and power supply with respect to the typical gain of the part.

Typical Operating Characteristics

SUPPLY CURRENT **RANDOM JITTER vs. TEMPERATURE** vs. TEMPERATURE TRANSFER FUNCTION (INPUT LEVEL 10mV_{P-P}) 100 900 10 OUTPUT VOLTAGE vs. INPUT VOLTAGE 90 9 800 80 DIFFERENTIAL OUTPUT (mV_{P-P}) 8 700 RANDOM JITTER (psrms) 7 70 600 CURRENT (mA) 60 6 500 50 5 400 40 4 300 30 3 200 2 20 100 1 10 0 0 0 -40-30-20-10 0 10 20 30 40 50 60 70 80 90 100 1 2 3 4 5 6 -40-30-20-10 0 10 20 30 40 50 60 70 80 90 100 TEMPERATURE (°C) DIFFERENTIAL INPUT (mVP-P) TEMPERATURE (°C) **RANDOM JITTER DETERMINISTIC JITTER vs. INPUT BIT-ERROR RATIO vs. INPUT VOLTAGE** vs. INPUT AMPLITUDE COMMON-MODE VOLTAGE (VCC TO VCC - 0.8V) 1200 10 24 9 1000 8 22 DETERMINISTIC JITTER (psp-p) RANDOM JITTER (psrms) BIT-ERROR RATIO (10⁻¹²) 7 800 20 6 18 600 5 4 16 400 3 14 2 200 12 1 0 0 10 2.5 2.0 3.0 3.5 4.0 4.5 5.0 -1.0 -0.9 -0.8 -0.7 -0.6 -0.5 -0.4 -0.3 -0.2 -0.1 0 10 20 30 40 0 INPUT VOLTAGE (mVP-P) DIFFERENTIAL INPUT AMPLITUDE (mVP-P) COMMON-MODE VOLTAGE (V_{CC} + x) **OUTPUT EYE DIAGRAM (MINIMUM INPUT) OUTPUT EYE DIAGRAM (MAXIMUM INPUT) OUTPUT EYE DIAGRAM (MINIMUM INPUT)** 3.2Gbps, 223 - 1 PRBS, 1200mVP-P 3.2Gbps, 223 - 1 PRBS, 5mVP-P 2.7Gbps, 223 - 1 PRBS, 5mVP-P 100mV/div 100mV/div 100mV/div 50ps/div 50ps/div 100ps/div

 $(T_A = +25^{\circ}C \text{ and } V_{CC} = 3.3V, \text{ unless otherwise specified.})$

MAX3748


M XX M



MAX3748

_Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C \text{ and } V_{CC} = 3.3V, \text{ unless otherwise specified.})$



Pin Description

PIN	NAME	FUNCTION
1, 4, 12	Vcc	Supply Voltage
2	IN+	Noninverted Input Signal, CML
3	IN-	Inverted Input Signal, CML
5	ТН	Loss-of-Signal Threshold Pin. Resistor to ground (R_{TH}) sets the LOS threshold. Connecting this pin to V_{CC} disables the LOS circuitry and reduces power consumption.
6	DISABLE	Disable Input, CMOS/TTL. The data outputs are held static when this pin is asserted high. The LOS function remains active when the outputs are disabled. If routed through the DS1858/DS1859 controller IC, no additional ESD protection is required.
7	LOS	Noninverted Loss-of-Signal Output. LOS is asserted high when the signal drops below the assert threshold set by the TH input. The output is open collector (Figure 5). If routed through the DS1858/DS1859 controller IC, no additional ESD protection is required.
8, 16	GND	Supply Ground
9	OUTPOL	Output Polarity Control Input. Connect to GND for an inversion of polarity through the limiting amplifier and connect to V_{CC} for normal operation.
10	OUT-	Inverted Data Output, CML
11	OUT+	Noninverted Data Output, CML
13	RSSI	Received-Signal-Strength Indicator. This current output can be used to obtain a ground-referenced voltage proportional to photodiode current with the MAX3744 by connecting an external resistor between this pin and GND.
14	CAZ2	Offset Correction Loop Capacitor Connection. A capacitor connected between this pin and CAZ1 extends the time constant of the offset correction loop. Typical value of C_{AZ} is 0.1µF. The offset correction is disabled when the CAZ1 and CAZ2 pins are shorted together.
15	CAZ1	Offset Correction Loop Capacitor Connection. A capacitor connected between this pin and CAZ2 extends the time constant of the offset correction loop. Typical value of C _{AZ} is 0.1µF. The offset correction is disabled when the CAZ1 and CAZ2 pins are shorted together.
_	EP	Exposed Paddle. Connect the exposed paddle to board ground for optimal electrical and thermal performance.

MAX3748






Figure 1. Power-Supply Current Measurement

Detailed Description

The limiting amplifier consists of an input buffer, a multistage amplifier, offset correction circuitry, an output buffer, power-detection circuitry, and signal-detect circuitry (see the *Functional Diagram*).

Input Buffer

The input buffer is shown in Figure 3. It provides 50Ω termination for each input signal IN+ and IN-. The MAX3748 can be DC- or AC-coupled to a TIA (TIA output offset degrades receiver performance if DC-coupled). The MAX3748 CML input buffer is optimized for the MAX3744 TIA.

Gain Stage

The high-bandwidth gain stage provides approximately 53dB of gain.

Offset Correction Loop

The MAX3748 is susceptible to DC offsets in the signal path because they have high gain. In communication systems using NRZ data with a 50% duty cycle, pulsewidth distortion present in the signal or generated in the transimpedance amplifier appears as an input offset and is reduced by the offset correction loop. For




Figure 2. LOS Deassert Threshold Set 1dB Below the Minimum by Receiver Sensitivity (for Selected RTH)




Figure 3. CML Input Buffer

Gigabit Ethernet and Fibre Channel applications, no capacitor is required. For SONET applications, $C_{AZ} = 0.1 \mu F$ is recommended. This capacitor determines the lower 3dB frequency of the data path.

CML Output Buffer

The MAX3748 limiting amplifier's CML output provides high tolerance to impedance mismatches and inductive connectors. The output current is approximately 18mA. The output is disabled by connecting the DISABLE pin to V_{CC}. If the LOS pin is connected to the DISABLE pin, the outputs OUT+ and OUT- are at a static voltage (squelch) whenever the input signal level drops below the LOS threshold. The output buffer can be AC- or DC-coupled to the load (Figure 4).

Power-Detect and Loss-of-Signal Indicator

The MAX3748 is equipped with an LOS circuitry, which indicates when the input signal is below a programmable threshold, set by resistor RTH at the TH pin (see *Typical Operating Characteristics* for appropriate resistor sizing). An averaging peak-power detector compares the input signal amplitude with this threshold and feeds the signal detect information to the LOS output, which is open collector. Two control voltages, VASSERT and VDEASSERT, define the LOS assert and deassert levels. To prevent LOS chatter in the region of the programmed threshold, approximately 2dB of hysteresis is built into the LOS assert/deassert function. Once asserted, LOS is not deasserted until the input amplitude rises to the required level (VDEASSERT) (Figure 5).




Figure 4. CML Output Buffer



The MAX3748HETE is in a hybrid lead-free package. The hybrid part contains leaded bumps in a lead-free thin QFN package. The part is not 100% lead-free; however, the high-lead solder in the internal portion of the part does meet the RoHS exemption for high-lead solders. For more information, visit <u>www.maximic.com/emmi/</u>.

_Design Procedure

Program the LOS Assert Threshold

External resistor RTH programs the LOS threshold. See the Assert/Deassert Levels vs. RTH graph in the *Typical Operating Characteristics* to select the appropriate resistor.

Select the Coupling Capacitor

When AC-coupling is desired, coupling capacitors C_{IN} and C_{OUT} should be selected to minimize the receiver's deterministic jitter. Jitter is decreased as the input low-frequency cutoff (f_{IN}) is decreased:

$$f_{\rm IN} = 1 / [2\pi(50)(C_{\rm IN})]$$

For ATM/SONET or other applications using scrambled NRZ data, select (C_{IN}, C_{OUT}) \geq 0.1µF, which provides f_{IN} < 32kHz. For Fibre Channel, Gigabit Ethernet, or other applications using 8B/10B data coding, select (C_{IN}, C_{OUT}) \geq 0.01µF, which provides f_{IN} < 320kHz. Refer to Application Note HFAN-1.1: *Choosing AC-Coupling Capacitors*.




Figure 5. MAX3748 LOS Output Circuit

Select the Offset-Correction Capacitor

The capacitor between CAZ1 and CAZ2 determines the time constant of the signal path DC offset cancellation loop. To maintain stability, it is important to keep a one-decade separation between f_{IN} and the low-frequency cutoff (f_{OC}) associated with the DC offset cancellation circuit. For ATM/SONET or other applications using scrambled NRZ data, f_{IN} < 32kHz, so f_{OCMAX} < 3.2kHz. Therefore, C_{AZ} = 0.1µF (f_{OC} = 2kHz). For Fibre Channel or Gigabit Ethernet applications, leave pins CAZ1 and CAZ2 open.

RSSI Implementation

The SFF-8472 Digital Diagnostic specification requires monitoring of input receive power. The MAX3748 and MAX3744 receiver chipset allows for the monitoring of the average receive power by measuring the average DC current of the photodiode.


The MAX3744 preamp measures the average photodiode current and provides the information to the output common mode. The MAX3748 RSSI detect block senses the common-mode DC level of input signals IN+ and INand provides a ground-referenced output signal (RSSI) proportional to the photodiode current. The advantage of this implementation is that it allows the TIA to be packaged in a low-cost conventional 4-pin TO-46 header. The MAX3748 RSSI output is connected to an analog input channel of the DS1858/DS1859 SFP controller to convert the analog information into a 16-bit word. The DS1858/DS1859 provide the receive-power information to the host board of the optical receiver through a 2-wire interface. The DS1859 allows for internal calibration of the receive-power monitor.

The MAX3744 and the MAX3748 have been optimized to achieve RSSI stability of 2.5dB within the range of 6μ A to 500μ A of average input photodiode current. To achieve the best accuracy, Maxim recommends receive power calibration at the low end (6μ A) and the high end (500μ A) of the required range; see the RSSI Current Gain graph in the *Typical Operating Characteristics*.


Connecting to the DS1858/DS1859

For best use of the RSSI monitor, capacitor C1 and resistor R1 shown in the first *Typical Operating Circuit* need to be placed as close as possible to the Dallas diagnostic monitor with the ground of C1 and R1 the same as the DS1858/DS1859 ground. Capacitor C1 suppresses system noise on the RSSI signal. R1 = $3k\Omega$ and C1 = 0.1μ F is recommended.

Typical Operating Circuits (continued)



Functional Diagram MAX3748 Caz ┥┝ Vcc Vcc Ś $\leq_{50\Omega}$ CAZ2 CAZ1 50Ω 50Ω 50Ω <u>/и/ixi/и</u> OFFSET MAX3748 OUT-CORRECTION OUT+ IN+ IN-18mA DISABLE POWER RSSI DETECT DETECT LOS OUTPOL RSSI ΤH \leq



_Chip Information

PROCESS: SiGe BIPOLAR

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
16 TQFN-EP	T1633F-3, T1633FH-3	<u>21-0136</u>	<u>90-0033</u>

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED	
0	1/03	Initial release (MAX3748)	_	
1	7/03	Added the MAX3748A and Figure 6	1, 6, 7, 8, 9, 10	
		Changed package code in the Ordering Information table and added lead-free packages	1	
2	2/04	Inserted the Hybrid Lead-Free Package section	7	
		Updated Figures 5 and 6	8	
		Updated package drawing	11	
3	8/05	Added 4.25Gbps specification	1, 2, 3	
4	7/06	Added the MAX3748B	All	
5	11/08	Removed the MAX3748B	All	
6	6/11	Removed the MAX3748A	All	

MAX3748

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____

© 2011 Maxim Integrated Products

_____13

Downloaded from Arrow.com.