
ABSOLUTE MAXIMUM RATINGS (Note 1)

INA, INB, OUTA, OUTB, STAT,	
ENBA, ENBB Voltage	0.3V to 6V
OVI, OVP Voltage	0.3V to 13V
Operating Temperature Range.	40°C to 85°C

Storage Temperature Range-65°C to 125°C Continuous Power Dissipation1500mW (Derate 25mW/°C Above 70°C)

PIN CONFIGURATION



ORDER INFORMATION http://www.linear.com/product/LTC4413-1#orderinfo

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4413EDD-1#PBF	LTC4413EDD-1#TRPBF	LCPP	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC4413EDD-2#PBF	LTC4413EDD-2#TRPBF	LCPQ	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4413EDD-1	LTC4413EDD-1#TR	LCPP	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC4413EDD-2	LTC4413EDD-2#TR	LCPQ	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \, ^{\circ}\text{C}$. (Notes 2, 6)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IN} , V _{OUT}	Operating Supply Range for Channel A or B	V _{IN} and/or V _{OUT} Must be in This Range for Proper Operation	•	2.5		5.5	V
UVL0	UVLO Turn-On Rising Threshold	Max (V _{INA} , V _{INB} , V _{OUTA} , V _{OUTB})	•			2.45	V
	UVLO Turn-Off Falling Threshold	Max (V _{INA} , V _{INB} , V _{OUTA} , V _{OUTB})	•	1.7			V
I _{QF}	Quiescent Current in Forward Regulation, Measured via GND	V _{INA} = 3.6V, I _{INA} = 100mA, V _{INB} = 0V, I _{INB} = 0mA (Note 3)	•		40	58	μА
I _{QRIN}	Current Drawn from or Sourced into IN When V _{OUT} is Greater than V _{IN}	V _{IN} = 3.6V, V _{OUT} = 5.5V (Note 6)	•	-1	2.5	4.5	μА
I _{QRGND}	Quiescent Current While in Reverse Turn-Off, Measured via GND	$V_{INA} = V_{INB} = 0V$, $V_{OUTB} = V_{OUTA} = 5.5V$, $V_{STAT} = 0V$			28	36	μА
I _{QROUTB}	Quiescent Current While in Reverse Turn-Off. Current Drawn from V _{OUTA} When OUTB Supplies Chip Power	$V_{INA} = V_{INB} = 0V$, $V_{OUTA} = 3.6V$, $V_{OUTB} = 5.5V$	•		3.5	6.5	μА
I _{QOFF}	Quiescent Current with Both ENBA and ENBB High	$V_{INA} = V_{INB} = 3.6V$, $V_{ENBA} = V_{ENBB} = 1V$	•		28	38	μА
V _{RT0}	Reverse Turn-Off Voltage (V _{OUT} – V _{IN})	V _{IN} = 3.6V	•	- 5		10	mV
$\overline{V_{FWD}}$	Forward Voltage Drop (V _{IN} – V _{OUT}) at I _{OUT} = –1mA	V _{IN} = 3.6V	•		18	24	mV
R _{FWD}	On-Resistance, R _{FWD} Regulation (Measured as $\Delta V/\Delta I$)	$V_{IN} = 3.6V$, $I_{OUT} = -100$ mA to -500 mA (Note 5)			100	140	mΩ
R _{ON}	On-Resistance, R _{ON} Regulation (Measured as V/I at I _{IN} = 1A)	V _{IN} = 3.6V, I _{IN} = 1A (Note 5)			140	200	mΩ
t _{ON}	PowerPath Turn-On Time	V _{IN} = 3.6V, from ENBA, ENBB Falling to I _{OUT} Ramp Starting			11		μs
t _{OFF}	PowerPath Turn-Off Time	V_{IN} = 3.6V, from ENBA, ENBB Rising with I_{IN} = 100mA Falling to 0mA			2		μs
Short-Circu	it Response						
I _{OC}	Current Limit	V _{INA OR B} = 3.6V (Note 5)		1.8			A
I _{QOC}	Quiescent Current While in Overcurrent Operation	V _{INA OR B} = 3.6V, I _{OUT} = 1.8A (Note 5)			100	130	μА
STAT Outpu	t						
I _{SOFF}	STAT Off Current	Shut Down	•	-1	0	1	μA
I _{SON}	STAT Sink Current	$V_{IN} > V_{OUT}$, $V_{ENB} > V_{ENBIH}$, $T_J < 135$ °C, $I_{OUT} < I_{MAX}$	•	7	11	15	μA
t _{S(ON)}	STAT Pin Current Turn-On Time	V _{IN} = 3.6V, from ENBA, ENBB Falling			1.8		μs
t _{S(OFF)}	STAT Pin Current Turn-Off Time	V _{IN} = 3.6V, from ENBA, ENBB Rising			0.8		μs
ENB Inputs							
V _{ENBIH}	ENB Inputs Rising Threshold Voltage	V _{ENBA} , V _{ENBB} Rising	•		540	600	mV
V _{ENBIL}	ENB Inputs Falling Threshold Voltage	V _{ENBA} , V _{ENBB} Falling	•	400	460		mV
V _{ENBHYST}	ENB Input Hysteresis	V _{ENBHYST} = (V _{ENBIH} - V _{ENBIL})			90		mV
I _{ENB}	ENB Inputs Pull-Down Current	$V_{OUT} < V_{IN} = 3.6V, V_{ENBA} < V_{ENBIL}, V_{ENBB} < V_{ENBIL}$	•	2	3	4	μА

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. (Notes 2, 6)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
OVI Input (I	OVI Input (LTC4413-2 Only)						
V _{OVIH}	OVI Input Rising Threshold Voltage	V _{OVI} Rising			5.9	6.2	V
V _{OVIL}	OVI Input Falling Threshold Voltage	V _{OVI} Falling		5.4	5.6		V
V _{OVID}	OVI-OVP Voltage Drop	V _{OVI} = 8V, No Load at OVP			100		mV
I _{OVI}	OVI Bias Current	V _{OVI} = 8V			80		μА

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC4413-1/LTC4413-2 are guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.


Note 3: Quiescent current increases with diode current: refer to plot of I_{QF} vs I_{QUT} .


Note 4: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Overtemperature protection will become active at a junction temperature greater than the maximum operating temperature. Continuous operation above the specified maximum operating junction temperature may impair device reliability.


Note 5: Specification is guaranteed by correlation to wafer-level measurements.


Note 6: Unless otherwise specified, current into a pin is positive and current out of a pin is negative. All voltages referenced to GND.


TYPICAL PERFORMANCE CHARACTERISTICS
























TYPICAL PERFORMANCE CHARACTERISTICS




441312fg


441312 G16

TYPICAL PERFORMANCE CHARACTERISTICS


ENBA, ENBB Turn-Off, 2µs to Disconnect IN from 180mA Load




Efficiency vs Load Current





Power Loss vs Load Current




Overvoltage Thresholds vs Temperature (LTC4413-2 Only)









OVI Current vs Voltage (LTC4413-2 Only)




OVI-OVP Voltage Drop vs OVI Voltage (LTC4413-2 Only)



I_Q OVI vs Temperature



OVI-OVP vs Temperature (LTC4413-2 Only)



PIN FUNCTIONS

INA (Pin 1): Primary Ideal Diode Anode and Positive Power Supply for LTC4413-1/LTC4413-2. Bypass INA with a ceramic capacitor of at least $1\mu F$. (Series 1Ω snub resistors and higher valued capacitances are recommended when large inductances are in series with this input.) This pin can be grounded when not used. Limit slew rate on this pin to less than $2.5V/\mu s$.

ENBA (Pin 2): Enable Low for Diode A. Pull this pin high to shut down this power path. Tie to GND to enable. Refer to Table 1 for mode control functionality. This pin can be left floating, a weak $(3.5\mu\text{A})$ pull-down internal to LTC4413-1/LTC4413-2 is included.

GND (Pin 3): Power Ground for the IC.

ENBB (Pin 4): Enable Low for Diode B. Pull this pin high to shut down this power path. Tie to GND to enable. Refer to Table 1 for mode control functionality. This pin can be left floating, a weak $(3.5\mu\text{A})$ pull-down internal to LTC4413-1/LTC4413-2 is included.

INB (Pin 5): Secondary Ideal Diode Anode and Positive Power Supply for LTC4413-1/LTC4413-2. Bypass INB with a ceramic capacitor of at least $1\mu F$. (Series 1Ω snub resistors and higher valued capacitances are recommended when large inductances are in series with this input.) This pin can be grounded when not used. Limit slew rate on this pin to less than $2.5V/\mu s$.

OUTB (Pin 6): Secondary Ideal Diode Cathode and Output of the LTC4413-1/LTC4413-2. Bypass OUTB with a high $(1m\Omega min)$ ESR ceramic capacitor of at least $4.7\mu F$. This pin must be left floating when not in use. Limit slew rate on this pin to less than $2.5V/\mu s$.

OVP (Pin 7, LTC4413-2 Only): Drive Output for an External OVP Switch PMOS Transistor (To Inhibit Overvoltage Wall Adapter Voltages from Damaging Device.) During overvoltage conditions, this output will remain high so long as an overvoltage condition persists. This pin must be left floating when not in use.


OVI (Pin 8, LTC4413-2 Only): Sense Input for Overvoltage Protection Block. This pin can be left floating or grounded when not used.

STAT (Pin 9): Status Condition Indicator. Weak ($11\mu A$) pull-down current output. When terminated, high indicates diode conducting. Refer to Table 2 for the operation of this pin. This pin can also be left floating or grounded.

OUTA (Pin 10): Primary Ideal Diode Cathode and Output of the LTC4413-1/LTC4413-2. Bypass OUTA with a high (1m Ω min) ESR ceramic capacitor of at least 4.7 μ F. This pin must be left floating when not in use. Limit slew rate on this pin to less than 2.5V/ μ s.

SGND (Exposed Pad Pin 11): Signal Ground. This pin must be soldered to PCB ground to provide both electrical contact to ground and good thermal contact to PCB.

BLOCK DIAGRAM



OPERATION

The LTC4413-1/LTC4413-2 are described with the aid of the Block Diagram. Operation begins when the power source at V_{INA} or V_{INB} rises above the undervoltage lockout (UVLO) voltage of 2.4V and the corresponding control pin ENBA or ENBB is low. If only the voltage at the V_{INA} pin is present, the internal power source (V_{DD}) is supplied from the V_{INA} pin. The amplifier (A) pulls a current proportional to the difference between V_{INA} and V_{OUTA} from the gate (V_{GATFA}) of the internal PFET (PA), driving this gate voltage below V_{INA} . This turns on PA. As V_{OUTA} pulls up to a forward voltage drop (V_{FWD}) of 15mV below V_{INA}, the LTC4413 regulates V_{GATEA} to maintain the small forward voltage drop. The system is now in forward regulation and the load at V_{OUTA} is powered from the supply at V_{INA} . As the load current varies, V_{GATEA} is controlled to maintain V_{FWD} until the load current exceeds the transistor's (PA) ability to deliver the current as $V_{\mbox{\scriptsize GATEA}}$ approaches GND. At this point, the PFET behaves as a fixed resistor, R_{ON}, whereby the forward voltage increases slightly with increased load current. As the magnitude of IOLIT increases further, (such that $I_{LOAD} > I_{OC}$) the LTC4413-1/LTC4413-2 fixes the load current to the constant value I_{OC} to protect the device. The characteristics for parameters R_{FWD}, R_{ON}, V_{FWD} and I_{OC} are specified with the aid of Figure 1, illustrating the LTC4413-1/LTC4413-2 forward voltage drop versus that of a Schottky.

If another supply is provided at V_{INB} , the LTC4413-1/LTC4413-2 likewise regulate the gate voltage on PB to

maintain the output voltage, V_{OUTB} , just below the input voltage V_{INB} . If this alternate supply, V_{INB} , exceeds the voltage at V_{INA} , the LTC4413-1/LTC4413-2 selects this input voltage as the internal supply (V_{DD}) . This second ideal diode operates independently of the first ideal diode function.

When an alternate power source is connected to the load at V_{OUTA} (or V_{OUTB}), the LTC4413-1/LTC4413-2 sense the increased voltage at V_{OUTA} , and amplifier A increases the voltage V_{GATEA} , reducing the current through PA. When V_{OUTA} is higher than $V_{INA} + V_{RTO}$, V_{GATEA} will be pulled up to V_{DD} , turning off PA. The internal power source for the LTC4413-1/LTC4413-2 (V_{DD}) then diverts to draw current from the V_{OUTA} pin, only if V_{OUTA} is larger than V_{INB} (or V_{OUTB}). The system is now in the reverse turn-off mode. Power to the load is being delivered from an alternate supply, and only a small current (I_{LEAK}) is drawn from or sourced to V_{INA} to sense the potential at V_{INA} .

When the selected channel of the LTC4413-1/LTC4413-2 is in reverse turn-off mode or both channels are disabled, the STAT pin sinks $11\mu A$ of current (I_{SON}) if connected.

Channel selection is accomplished using the two pins, ENBA and ENBB. For example with channel A, when the ENBA input is asserted (high), PA has its gate voltage pulled to V_{DD} , turning off PA. A 3.5 μ A pull-down current on the ENBA, ENBB pins ensures a low level at these inputs if left floating.




Figure 1. The LTC4413 vs the 1N5817

OPERATION

Overcurrent and Short-Circuit Protection

During an overcurrent condition, the output voltage droops as the load current exceeds the amount of current that the LTC4413-1/LTC4413-2 can supply. At the time when an overcurrent condition is first detected, the LTC4413-1/LTC4413-2 take some time to detect this condition before reducing the current to $I_{\rm OC}$. For short durations after the output is shorted, until TOC, the current may exceed $I_{\rm OC}$. The magnitude of this peak short-circuit current can be large depending on the load current immediately before the short-circuit occurs. During overcurrent operation, the power consumption of the LTC4413-1/LTC4413-2 is large, and is likely to cause an overtemperature condition as the internal die temperature exceeds the thermal shutdown temperature.

Overtemperature Protection

The overtemperature condition is detected when the internal die temperature increases beyond 150°C. An overtemperature condition will cause the gate amplifiers (A and B) as well as the two P-channel MOSFETs (PA and PB) to shut off. When the internal die temperature cools to below 140°C, the amplifiers turn on and the LTC4413-1/LTC4413-2 reverts to normal operation. Note that prolonged operation under overtemperature conditions degrades reliability.

Overvoltage Protection (LTC4413-2 Only)

An overvoltage condition is detected whenever the overvoltage input (OVI) pin is pulled above 6V. The condition persists until the OVI voltage falls below 5.6V. The overvoltage protection (OVP) output is low unless an overvoltage condition is detected. If an overvoltage condition is present, the OVP output is pulled up to the voltage applied to the OVI input. This output signal can be used to enable or disable an external PFET that is placed between the input that is the source of the excessive voltage and the input to the LTC4413-2, thus eliminating the potential damage that may occur to the LTC4413-2 if its input voltage exceeds the absolute maximum voltage of 6V. See the Applications Information section *Dual Battery Load Sharing with Automatic Switchover to a Wall Adapter with Overvoltage*

Protection for more information on using the overvoltage protection function within the LTC4413-2.

Channel Selection and Status Output

Two active-high control pins independently turn off the two ideal diodes contained within the LTC4413-1/LTC4413-2, controlling the operation mode as described by Table 1. When the selected channel is reverse biased, or the LTC4413-1/LTC4413-2 is put into low power standby, the status signal indicates this condition with a low voltage.

Table 1. Mode Control

ENBA	ENBB	STATE	
Low	Low	Diode'OR NB: The Two Outputs are not Connected Internal to the Device	
Low	High	Diode A = ENABLED, Diode B = DISABLED	
High	Low	Diode A = DISABLED, Diode B = ENABLED	
High	High	All Off (Low Power Standby)	

The function of the STAT pin depends on the mode that has been selected. Table 2 describes the STAT pin output current, as a function of the mode selected as well as the conduction state of the two diodes.

Table 2. STAT Output Pin Function

ENBA	ENBB	CONDITIONS	STAT
Low	Low	Diode A Forward Bias, Diode B Forward Bias	I _{SNK} = 0μA
		Diode A Forward Bias, Diode B Reverse Bias	I _{SNK} = 0μA
		Diode A Reverse Bias, Diode B Forward Bias	I _{SNK} = 11μA
		Diode A Reverse Bias, Diode B Reverse Bias	I _{SNK} = 11μA
Low	High	Diode A Forward Bias, Diode B Disabled	I _{SNK} = 0μA
		Diode A Reverse Bias, Diode B Disabled	I _{SNK} = 11μA
High	Low	Diode A Disabled, Diode B Forward Bias	I _{SNK} = 0μA
		Diode A Disabled, Diode B Reverse Bias	I _{SNK} = 11μA
High	High	Diode A Disabled, Diode B Disabled	I _{SNK} = 11μA

Introduction

The LTC4413-1/LTC4413-2 are intended for power control applications that include low loss diode OR'ing, fully automatic switchover from a primary to an auxiliary source of power, microcontroller controlled switchover from a primary to an auxiliary source of power, load sharing between two or more batteries, charging of multiple batteries from a single charger and high side power switching.

Dual Battery Load Sharing with Automatic Switchover to a Wall Adapter with Overvoltage Protection (LTC4413-2 Only)

An application circuit for dual battery load sharing with automatic switchover of load from batteries to a wall adapter is shown in Figure 2. When the wall adapter is not present, whichever battery has the higher voltage provides the load current until it has discharged to the voltage of the other battery. The load is shared between the two batteries according to the capacity of each battery. The higher capacity battery provides proportionally higher current to the load. When a wall adapter input is applied, the output voltage rises as the body diode in MP2 conducts. When the output voltage is larger than the battery voltages, the LTC4413 turns off and very little load current is drawn from the batteries. At this time, the STAT pin pulls down

MP1 MP2 IRLML6402 IRLML6402 WALL ADAPTER C1 INPUT F_{1Ω} 1Ω 0.10µF **JACK** C210nF OPTIONAL 6.2V DFLZ6V2-7 INA OUTA TO LOAD IDEAL ENBA STAT LTC4413-2 10nF 3 GND 0 STAT 4 ENBB OVE OVP 441312 F02 BATB 5 INB **OUTB** C1: C1206C106K8PAC IDEAL C2: C0403C103K8PAC COLIT: C1206C475K8PAC


Figure 2

the gate voltage of MP2, causing it to conduct. This status signal can be used to provide information as to whether the wall adapter (or BATB) is supplying the load current. If the wall adapter voltage exceeds the OVI trip threshold (V_{OVIH}) then the wall adapter is disconnected via the external PFET, MP1. The OVI voltage can be monitored (through a voltage divider if necessary) to determine if an overvoltage condition is present.

Capacitor C2 is required to dynamically pull up on the gate of PFET MP1 if a fast edge occurs at the wall adapter input during a hot plug. In the event that capacitor C2 (or the gate-to-source of MP1) is precharged below the OVI rising threshold. When a high voltage spike occurs, the OVP output cannot guarantee turning off MP1 before the load voltage exceeds the absolute maximum voltage for the LTC4413-2. This may occur in the event that the wall adapter suddenly steps from 5.5V to a much higher value. In this case, a Zener diode is recommended to keep the output voltage to a safe level.

Automatic PowerPath Control

Figure 3 illustrates an application circuit for microcontroller monitoring and control of two power sources. The microcontroller's analog inputs (perhaps with the aid of a resistor voltage divider) monitor each supply input and the LTC4413-1 status, and then commands the LTC4413-1 through the two ENBA/ENBB control inputs.



Automatic Switchover from a Battery to an Auxiliary Supply, or a Wall Adapter with Overvoltage Protection

Figure 4 illustrates an application circuit where the LTC4413-2 is used to automatically switch over between a battery, an auxiliary power supply and a wall adapter. When the battery is supplying load current, OVP is at GND and STAT is high. If a higher supply is applied to AUX, the BAT will be disconnected from the load and the load is powered from AUX. When a wall adapter is applied, the body diode of MP2 forward biases. When the load voltage exceeds the AUX (or BAT) voltage, the LTC4413-2 senses this higher voltage and disconnects AUX (or BAT) from the load. At the same time it pulls the STAT voltage to GND, thereby turning on MP2. The load current is now supplied from the wall adapter. If the wall adapter voltage exceeds the OVI rising threshold, the OVP voltage rises and turns off MP1, disconnecting the wall adapter from the load. The output voltage collapses down to the AUX (or BAT) voltage and the LTC4413-2 reconnects the load to AUX (or BAT).

MP1 MP2 IRLML6402 IRLML6402 WALL ADAPTER C1 INPLIT 0.10µF JACK. 1Ω 10nF OPTIONAL 6 2 V DFLZ6V2-7 OUTA TO LOAD **IDEAL** GND ٥v LTC4413-2 R_{STAT} 560k ENBB **OVP** 0VP STAT STAT OUTB IDEAL C_{OUT} C1: C1206C106K8PAC ENBA C2: C0403C103K8PAC C_{OUT}: C1206C475K8PAC

Capacitor C2 is required to dynamically pull up on the gate of MP1 if a fast edge occurs at the wall adapter input during a hot plug. If the wall adapter voltage is precharged when an overvoltage spike occurs, the OVP voltage may not discharge capacitor C2 in time to protect the output. In this event, a Zener diode is recommended to protect the output node until MP1 is turned off.

Multiple Battery Charging

Figure 5 illustrates an application circuit for automatic dual battery charging from a single charger. Whichever battery has the lower voltage will receive the larger charging current until both battery voltages are equal, then both are charged. While both batteries are charging simultaneously, the higher capacity battery gets proportionally higher current from the charger. For Li-lon batteries, both batteries achieve the float voltage minus the forward regulation voltage of 15mV. This concept can apply to more than two batteries. The STAT pin provides information as to when the battery at OUTA is being charged. For intelligent control, the ENBA/ENBB input pins can be used with a microcontroller as shown in Figure 3.




Figure 4 Figure 5

Automatic Switchover from a Battery to a Wall Adapter and Charger with Overvoltage Protection

Figure 6 illustrates the LTC4413-2 performing the function of automatically switching a load over from a battery to a wall adapter while controlling an LTC4059 battery charger. When no wall adapter is present, the LTC4413-2 connects the load at OUTA from the Li-Ion battery at INA. In this condition, the STAT voltage is high, thereby disabling the battery charger. If a wall adapter of a higher voltage than the battery is connected to MP1 (but below the OVI threshold), the load voltage rises as the second ideal diode conducts. As soon as the OUTA voltage exceeds the INA voltage, the BAT is disconnected from the load and the STAT voltage falls, turning on the LTC4059 battery charger and beginning a charge cycle. If a high voltage wall adapter is inadvertently attached above the OVI rising

threshold, the OVP pin voltage rises, disconnecting both the LTC4413-2 and the LTC4059 from potentially hazardous voltages. When this occurs, the load voltage collapses until it is below the BAT voltage causing the STAT voltage to rise, disabling the battery charger. At the same time, the LTC4413-2 automatically reconnects the battery to the load. One major benefit of this circuit is that when a wall adapter is present, the user may remove the battery and replace it without disrupting the load.

Capacitor C2 is required to dynamically pull up on the gate of MP1 if a fast edge occurs at the wall adapter input during a hot plug. If the wall adapter voltage is precharged when an overvoltage spike occurs, the OVP voltage may not discharge capacitor C2 in time to protect the output. In this event, a Zener diode is recommended to protect the output node until MP1 is turned off.




Figure 6

Soft-Start Overvoltage Protection

In the event that a low power external PFET is used for the external overvoltage protection device, care must be taken to limit the power dissipation in the external PFET. The operation of this circuit is identical to the "Automatic Switchover from a Battery to a Wall Adapter" application shown on the first page of this data sheet. Here, however, the ideal diode from INA to INB is disabled by pulling up on ENBA whenever an overvoltage condition is detected. This channel is turned-off using a resistor connected to OVP along with a 5.6V Zener diode, ensuring the absolute maximum voltage at ENBA is not exceeded during

an overvoltage event. When the overvoltage condition ends, the OVP voltage drops slowly, depending on the gate charge of the external PFET. This causes the external PFET to linger in a high $R_{DS(0N)}$ region where it can dissipate a significant amount of heat depending on the load current. To avoid dissipating heat in the external PFET, this application delays turning on the ideal diode from INA to OUTA, until the gate voltage of the external PFET drops below V_{ENBIL} , where the external PFET should safely be out of the high $R_{DS(0N)}$ region. This soft-start scheme can be used on either channel of the LTC4413-2.






Figure 7

PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC4413-1#packaging for the most recent package drawings.

DD Package 10-Lead Plastic DFN (3mm × 3mm) (Reference LTC DWG # 05-08-1699 Rev C)






- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

REVISION HISTORY (Revision history begins at Rev E)

REV	DATE	DESCRIPTION	PAGE NUMBER
Е	07/15	Changed GND to SGND in Pin Configuration	2
		Changed V _{ENB} to V _{ENBA,B} in electrical characteristics	3
		Changed ENB to ENBA,B last two plots	4
		Changed ENB to ENBA,B last plot	5
		Changed ENB to ENBA,B first plot and changed IN to INA,B	6
		Changed exposed pad/SGND label	7
		Added sentence to final paragraph and added A,B references	9
		Changed to ENBA and ENBB on Tables 1 and 2	10
		Added LTC4415 to Related Parts table	16
F	09/16	Changed y-axis on graph G27 to OVI-OVP	7
G	09/17	Changed MP2 diode connection Figures 2, 4	12, 13

TYPICAL APPLICATION

Automatic Switchover from a Battery to a Wall Adapter with Soft-Start Overvoltage Protection



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS	
LTC1558/LTC1559	Backup Battery Controller with Programmable Output	Adjustable Backup Voltage from 1.2V NiCd Button Cell, Includes Boost Converter	
LTC1998	2.5µA, 1% Accurate Programmable Battery Detector	Adjustable Trip Voltage/Hysteresis, ThinSOT™	
LTC4054	800mA Standalone Linear Li-Ion Battery Charger with Thermal Regulation in ThinSOT	No External MOSFET, Sense Resistor or Blocking Diode Required, Charge Current Monitor for Gas Gauging, C/10 Charge Termination	
LTC4350	Hot Swappable Load Share Controller	Allows N + 1 Redundant Supply, Equally Loads Multiple Power Supplies Connected in Parallel	
LTC4411	2.6A Low Loss Ideal Diode in ThinSOT	No External MOSFET, Automatic Switching Between DC Sources, Simplified Load Sharing	
LTC4412/ LTC4412HV	PowerPath Controller in ThinSOT	More Efficient than Diode OR'ing, Automatic Switching Between DC Sources, Simplified Load Sharing, $3V \le V_{IN} \le 28V$, $3V \le V_{IN} \le 36V$ (HV)	
LTC4413	Dual 2.6A, 2.5V to 5.5V, Ideal Diodes in 3mm × 3mm DFN	Lower Quiescent Current with Slower Response Time	
LTC4414	36V, Low Loss PowerPath Controller for Large PFETs	Drives Large Q _G PFETs, Very Low Loss Replacement for Power Su O'Ring Diodes, 3.5V to 36V AC/DC Adapter Voltage Range, 8-Lead MSOP Package	
LTC4415	Dual 4A Ideal Diodes with Adjustable Current Limit	1.7V to 5.5V Operating Range, 50mΩ PMOS, Soft-Start, 15mV Forward Drop, MSOP-16 and 3mm × 5mm DFN-16 Packages	

