
## **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

Supply Voltages	
INTV <sub>CC</sub>	0.3V to 14V
(INTV <sub>CC</sub> – PGND), (BOOST – SW)	
BOOST (Continuous)	
BOOST (<400ms)	
EXTV <sub>CC</sub>	
(EXTV <sub>CC</sub> – INTV <sub>CC</sub> )	
(NDRV – INTV <sub>CC</sub> ) Voltage	
SW Voltage (Continuous)	
SW Voltage (400ms)	
I <sub>OFF</sub> Voltage (Continuous)	
I <sub>OFF</sub> Voltage (400ms)	
RUN/SS Voltage	
PGOOD Voltage	
V <sub>RNG</sub> , V <sub>OFF</sub> Voltages	
FB Voltage	
TG, BG, INTV <sub>CC</sub> , EXTV <sub>CC</sub> RMS Currents	
Operating Junction Temperature Range	
(Notes 2, 3, 7)	-40°C to 125°C
Storage Temperature Range	
Lead Temperature (Soldering, 10 sec)	

## PACKAGE/ORDER INFORMATION



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3814EFE-5#PBF	LTC3814EFE-5#TRPBF	3814EFE-5	16-Lead Plastic TSSOP	-40°C to 125°C
LTC3814IFE-5#PBF	LTC3814IFE-5#TRPBF	3814IFE-5	16-Lead Plastic TSSOP	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C (Note 2), INTV<sub>CC</sub> = V<sub>BOOST</sub> = V<sub>RNG</sub> = V<sub>EXTVCC</sub> = V<sub>NDRV</sub> = V<sub>OFF</sub> = 5V, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Main Control Lo	ор	•					
INTV <sub>CC</sub>	INTV <sub>CC</sub> Supply Voltage		•	4.35		14	V
IQ	INTV <sub>CC</sub> Supply Current INTV <sub>CC</sub> Shutdown Current	RUN/SS > 1.5V (Notes 4, 5) RUN/SS = 0V			3 224	6 600	mA μA
I <sub>BOOST</sub>	BOOST Supply Current	RUN/SS > 1.5V (Note 5) RUN/SS = 0V			240 0	400 5	μA μA
$\overline{V_{FB}}$	Feedback Voltage	(Note 4) 0°C to 85°C -40°C to 85°C -40°C to 125°C	•	0.796 0.794 0.792 0.792	0.800 0.800 0.800 0.800	0.804 0.806 0.806 0.808	V V V
$\Delta V_{FB,LINE}$	Feedback Voltage Line Regulation	5V < INTV <sub>CC</sub> < 14V (Note 4)	•		0.002	0.02	%/V
V <sub>SENSE(MAX)</sub>	Maximum Current Sense Threshold	$\begin{aligned} &V_{RNG} = 2\text{V},  V_{FB} = 0.76\text{V} \\ &V_{RNG} = 0\text{V},  V_{FB} = 0.76\text{V} \\ &V_{RNG} = \text{INTV}_{CC},  V_{FB} = 0.76\text{V} \end{aligned}$		256 70 170	320 95 215	384 120 260	mV mV mV
V <sub>SENSE(MIN)</sub>	Minimum Current Sense Threshold	$\begin{aligned} &V_{RNG} = 2\text{V},  V_{FB} = 0.84\text{V} \\ &V_{RNG} = 0\text{V},  V_{FB} = 0.84\text{V} \\ &V_{RNG} = \text{INTV}_{CC},  V_{FB} = 0.84\text{V} \end{aligned}$			-300 -85 -200		mV mV mV
I <sub>VFB</sub>	Feedback Current	$V_{FB} = 0.8V$			20	150	nA
A <sub>VOL</sub> (EA)	Error Amplifier DC Open-Loop Gain			65	100		dB
f <sub>U</sub>	Error Amp Unity Gain Crossover Frequency	(Note 6)			25		MHz
V <sub>RUN/SS</sub>	Shutdown Threshold			0.6	0.9	1.2	V
I <sub>RUN/SS</sub>	RUN/SS Source Current	RUN/SS = 0V		0.7	1.4	2.5	μА
V <sub>VCCUV</sub>	INTV <sub>CC</sub> Undervoltage Lockout	INTV <sub>CC</sub> Rising Hysteresis	•	4.05	4.2 0.5	4.35	V
Oscillator							
t <sub>OFF</sub>	Off-Time	I <sub>OFF</sub> = 100μA I <sub>OFF</sub> = 300μA		1.55 515	1.85 605	2.15 695	μs ns
t <sub>OFF(MIN)</sub>	Minimum Off-Time	I <sub>OFF</sub> = 2000μA				100	ns
t <sub>ON(MIN)</sub>	Minimum On-Time				350		ns
Driver							
I <sub>BG,PEAK</sub>	BG Driver Peak Source Current	V <sub>BG</sub> = 0V		0.7	1		А
R <sub>BG,SINK</sub>	BG Driver Pulldown R <sub>DS(ON)</sub>				1	1.5	Ω
I <sub>TG,PEAK</sub>	TG Driver Peak Source Current	$V_{TG} - V_{SW} = 0V$		0.7	1		А
R <sub>TG,SINK</sub>	TG Driver Pulldown R <sub>DS(ON)</sub>				1	1.5	Ω
PGOOD Output							
$\Delta V_{FBOV}$	PGOOD Upper Threshold PGOOD Lower Threshold	V <sub>FB</sub> Rising V <sub>FB</sub> Falling		7.5 -7.5	10 –10	12.5 -12.5	% %
$\Delta V_{FB,HYST}$	PGOOD Hysteresis	V <sub>FB</sub> Returning			1.5	3	%
V <sub>PGOOD</sub>	PGOOD Low Voltage	I <sub>PGOOD</sub> = 5mA			0.3	0.6	V
I <sub>PGOOD</sub>	PGOOD Leakage Current	V <sub>PG00D</sub> = 5V			0	2	μА

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$  (Note 2),  $INTV_{CC} = V_{BOOST} = V_{RNG} = V_{EXTVCC} = V_{NDRV} = V_{OFF} = 5V$ , unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
PG Delay	PGOOD Delay	V <sub>FB</sub> Falling			125		μs
V <sub>CC</sub> Regulators							
V <sub>EXTVCC</sub>	EXTV <sub>CC</sub> Switchover Voltage EXTV <sub>CC</sub> Rising EXTV <sub>CC</sub> Hysteresis		•	4.5 0.1	4.7 0.25	0.4	V
V <sub>INTVCC,1</sub>	INTV <sub>CC</sub> Voltage from EXTV <sub>CC</sub>	6V < V <sub>EXTVCC</sub> < 15V		5.2	5.5	5.8	V
$\Delta V_{EXTVCC,1}$	V <sub>EXTVCC</sub> - V <sub>INTVCC</sub> at Dropout	I <sub>CC</sub> = 20mA, V <sub>EXTVCC</sub> = 5V			75	150	mV
$\Delta V_{LOADREG,1}$	INTV <sub>CC</sub> Load Regulation from EXTV <sub>CC</sub>	I <sub>CC</sub> = 0mA to 20mA, V <sub>EXTVCC</sub> = 10V			0.01		%
V <sub>INTVCC,2</sub>	INTV <sub>CC</sub> Voltage from NDRV Regulator	Linear Regulator in Operation		5.2	5.5	5.8	V
$\Delta V_{LOADREG,2}$	INTV <sub>CC</sub> Load Regulation from NDRV	I <sub>CC</sub> = 0mA to 20mA, V <sub>EXTVCC</sub> = 0			0.01		%
I <sub>NDRV</sub>	Current into NDRV Pin	V <sub>NDRV</sub> - V <sub>INTVCC</sub> = 3V		20	40	60	μА
V <sub>CCSR</sub>	Maximum Supply Voltage	Trickle Charger Shunt Regulator			15		V
I <sub>CCSR</sub>	Maximum Current into NDRV/INTV <sub>CC</sub>	Trickle Charger Shunt Regulator, INTV <sub>CC</sub> ≤ 16.7V (Note 8)		10			mA

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3814-5 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTC3814E-5 is guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3814I-5 is guaranteed to meet performance specifications over the full -40°C to 125°C operating junction temperature range.

**Note 3:**  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  according to the following formula:

LTC3814-5:  $T_J = T_A + (P_D \cdot 38^{\circ}C/W)$ 

**Note 4:** The LTC3814-5 is tested in a feedback loop that servos  $V_{FB}$  to the reference voltage with the  $I_{TH}$  pin forced to a voltage between 1V and 2V.


**Note 5:** The dynamic input supply current is higher due to the power MOSFET gate charging being delivered at the switching frequency  $(Q_G \bullet f_{SW})$ .


Note 6: Guaranteed by design. Not subject to test.


**Note 7:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 8:  $I_{CC}$  is the sum of current into NDRV and INTV $_{CC}$ .

## TYPICAL PERFORMANCE CHARACTERISTICS











## TYPICAL PERFORMANCE CHARACTERISTICS


#### **Efficiency vs Load Current**




#### Frequency vs Input Voltage




#### Frequency vs Load Current




#### I<sub>TH</sub> Voltage vs Load Current




## Current Sense Threshold




#### Off-Time vs I<sub>OFF</sub> Current




#### **Off-Time vs Temperature**




## Maximum Current Sense





#### Maximum Current Sense Threshold vs Temperature





## TYPICAL PERFORMANCE CHARACTERISTICS

























## TYPICAL PERFORMANCE CHARACTERISTICS




# RUN/SS Pull-Up Current vs Temperature



# INTV<sub>CC</sub> Shutdown Current vs INTV<sub>CC</sub> Voltage



# Shutdown Threshold vs Temperature



### PIN FUNCTIONS

 $I_{OFF}$  (Pin 1): Off-Time Current Input. Tie a resistor from  $V_{OUT}$  to this pin to set the one-shot timer current and thereby set the switching frequency.

 $V_{OFF}$  (Pin 2): Off-Time Voltage Input. Voltage trip point for the on-time comparator. Tying this pin to an external resistive divider from the input makes the off-time proportional to  $V_{IN}$ . The comparator defaults to 0.7V when the pin is grounded and defaults to 2.4V when the pin is connected to INTV<sub>CC</sub>.

 $V_{RNG}$  (Pin 3): Sense Voltage Limit Set. The voltage at this pin sets the nominal sense voltage at maximum output current and can be set from 0.5V to 2V by a resistive divider from INTV<sub>CC</sub>. The nominal sense voltage defaults to 95mV when this pin is tied to ground, and 215mV when tied to INTV<sub>CC</sub>.

**PGOOD (Pin 4):** Power Good Output. Open-drain logic output that is pulled to ground when the output voltage is not between ±10% of the regulation point. The output voltage must be out of regulation for at least 125µs before the power good output is pulled to ground.

I<sub>TH</sub> (**Pin 5**): Error Amplifier Compensation Point and Current Control Threshold. The current comparator threshold increases with control voltage. The voltage ranges from 0V to 2.6V with 1.2V corresponding to zero sense voltage (zero current).

 $V_{FB}$  (Pin 6): Feedback Input. Connect  $V_{FB}$  through a resistor divider network to  $V_{OUT}$  to set the output voltage.

**RUN/SS (Pin 7):** RUN/Soft-Start Input. For soft-start, a capacitor to ground at this pin sets the ramp rate of the maximum current sense threshold. Pulling this pin below 0.9V will shut down the LTC3814-5, turn off both of the external MOSFET switches and reduce the quiescent supply current to  $224\mu A$ .

**SGND (Pin 8):** Signal Ground. All small-signal components should connect to this ground and eventually connect to PGND at one point.

**NDRV (Pin 9):** Drive Output for External Pass Device of the Linear Regulator for  $INTV_{CC}$ . Connect to the gate of an external NMOS pass device and a pull-up resistor to the input voltage  $V_{IN}$  or the output voltage  $V_{OUT}$ .

**EXTV**<sub>CC</sub> (**Pin 10**): External Driver Supply Voltage. When this voltage exceeds 4.7V, an internal switch connects this pin to INTV $_{CC}$  through an LDO and turns off the external MOSFET connected to NDRV, so that controller and gate drive are drawn from EXTV $_{CC}$ .

**INTV**<sub>CC</sub> (**Pin 11**): Main Supply and Driver Supply Pin. All internal circuits and bottom gate output driver are powered from this pin. INTV<sub>CC</sub> should be bypassed to SGND and PGND with a low ESR (X5R or better)  $1\mu$ F capacitor in close proximity to the LTC3814-5.

**BG (Pin 12):** Bottom Gate Drive. The BG pin drives the gate of the bottom N-channel main switch MOSFET. This pin swings from PGND to INTV<sub>CC</sub>.

**PGND (Pin 13):** Bottom Gate Return. This pin connects to the source of the pull-down MOSFET in the BG driver and is normally connected to ground.

**SW** (**Pin 14**): Switch Node Connection to Inductor and Bootstrap Capacitor. Voltage swing at this pin is from a Schottky diode (external) voltage drop below ground to  $V_{OUT}$ .


**TG (Pin 15):** Top Gate Drive. The TG pin drives the gate of the top N-channel synchronous switch MOSFET. The TG driver draws power from the BOOST pin and returns to the SW pin, providing true floating drive to the top MOSFET.

**BOOST (Pin 16):** Top Gate Driver Supply. The BOOST pin supplies power to the floating TG driver. BOOST should be bypassed to SW with a low ESR (X5R or better)  $0.1\mu F$  capacitor. An additional fast recovery diode from INTV<sub>CC</sub> to the BOOST pin will create a complete floating charge-pumped supply at BOOST.

**GND (Exposed Pad Pin 17):** Ground. The Exposed Pad must be soldered to PCB ground.

LINEAR TECHNOLOGY

## **FUNCTIONAL DIAGRAM**





## **OPERATION**

#### **Main Control Loop**

The LTC3814-5 is a current mode controller for DC/DC step-up converters. In normal operation, the top MOSFET is turned on for a fixed interval determined by a one-shot timer (OST). When the top MOSFET is turned off, the bottom MOSFET is turned on until the current comparator I<sub>CMP</sub> trips, restarting the one-shot timer and initiating the next cycle. Inductor current is determined by sensing the voltage between the PGND and SW pins using the bottom MOSFET on-resistance. The voltage on the I<sub>TH</sub> pin sets the comparator threshold corresponding to the inductor peak current. The fast 25MHz error amplifier EA adjusts this voltage by comparing the feedback signal V<sub>FR</sub> to the internal 0.8V reference voltage. If the load current increases, it causes a drop in the feedback voltage relative to the reference. The I<sub>TH</sub> voltage then rises until the average inductor current again matches the load current.

The operating frequency is determined implicitly by the top MOSFET on-time ( $t_{OFF}$ ) and the duty cycle required to maintain regulation. The one-shot timer generates a top MOSFET on-time that is inversely proportional to the  $l_{OFF}$  current and proportional to the  $V_{OFF}$  voltage. Connecting  $V_{OUT}$  to  $l_{OFF}$  and  $V_{IN}$  to  $V_{OFF}$  with a resistive divider keeps the frequency approximately constant with changes in  $V_{IN}$ . The nominal frequency can be adjusted with an external resistor  $R_{OFF}$ .

Pulling the RUN/SS pin low forces the controller into its shutdown state, turning off both M1 and M2. Forcing a voltage above 0.9V will turn on the device.

#### Fault Monitoring/Protection

Constant off-time current mode architecture provides accurate cycle-by-cycle current limit protection—a feature that is very important for protecting the high voltage power supply from output overcurrent conditions. The cycle-by-cycle current monitor guarantees that the inductor current will never exceed the value programmed on the  $V_{RNG}$  pin.

Overvoltage and undervoltage comparators OV and UV pull the PGOOD output low if the output feedback voltage exits a ±10% window around the regulation point after the internal 125µs power bad mask timer expires. Furthermore.

in an overvoltage condition, M2 is turned off and M1 is turned on immediately and held on until the overvoltage condition clears.

The LTC3814-5 provides an undervoltage lockout comparator for the INTV $_{\rm CC}$  supply. The INTV $_{\rm CC}$  UV threshold is 4.2V to guarantee that the MOSFETs have sufficient gate drive voltage before turning on. If INTV $_{\rm CC}$  is under the UV threshold, the LTC3814-5 is shut down and the drivers are turned off.

#### **Strong Gate Drivers**

The LTC3814-5 contains very low impedance drivers capable of supplying amps of current to slew large MOSFET gates quickly. This minimizes transition losses and allows paralleling MOSFETs for higher current applications. A 60V floating high side driver drives the topside MOSFET and a low side driver drives the bottom side MOSFET (see Figure 1). The bottom side driver is supplied directly from the INTV<sub>CC</sub> pin. The top MOSFET drivers are biased from floating bootstrap capacitor CB, which normally is recharged during each off cycle through an external diode from  $INTV_{CC}$  when the top MOSFET turns off. In an output overvoltage condition, where it is possible that the bottom MOSFET will be off for an extended period of time, an internal timeout guarantees that the bottom MOSFET is turned on at least once every 25µs for one top MOSFET on-time period to refresh the bootstrap capacitor.




Figure 1. Floating TG Driver Supply and Negative BG Return

LINEAR TECHNOLOGY

## **OPERATION**

#### **IC/Driver Supply Power**

The LTC3814-5's internal control circuitry and top and bottom MOSFET drivers operate from a supply voltage (INTV<sub>CC</sub> pin) in the range of 4.5V to 14V. If the input supply voltage or another available supply is within this voltage range it can be used to supply IC/driver power. If a supply in this range is not available, two internal regulators are available

to generate a 5.5V supply from the input or output. An internal low dropout regulator is good for voltages up to 15V, and the second, a linear regulator controller, controls the gate of an external NMOS to generate the 5.5V supply. Since the NMOS is external, the user has the flexibility to choose a  $BV_{DSS}$  as high as necessary.

## APPLICATIONS INFORMATION

The basic LTC3814-5 application circuit is shown on the first page of this data sheet. External component selection is primarily determined by the maximum input voltage and load current and begins with the selection of the power MOSFET switches. The LTC3814-5 uses the on-resistance of the synchronous power MOSFET for determining the inductor current. The desired amount of ripple current and operating frequency largely determines the inductor value. Next,  $C_{OUT}$  is selected for its ability to handle the large RMS current and is chosen with low enough ESR to meet the output voltage ripple and transient specification. Finally, loop compensation components are selected to meet the required transient/phase margin specifications.

#### **Duty Cycle Considerations**

For a boost converter, the duty cycle of the main switch is:

$$D = 1 - \frac{V_{IN}}{V_{OUT}}; D_{MAX} = 1 - \frac{V_{IN(MIN)}}{V_{OUT}}$$

The maximum  $V_{OUT}$  capability of the LTC3814-5 is inversely proportional to the minimum desired operating frequency and minimum off-time:

$$V_{OUT(MAX)} = \frac{V_{IN(MIN)}}{f_{MIN} \cdot t_{OFF(MIN)}} \le 60V$$

## Maximum Sense Voltage and the V<sub>RNG</sub> Pin

The control circuit in the LTC3814-5 measures the input current by using the  $R_{DS(0N)}$  of the bottom MOSFET or by using a sense resistor in the bottom MOSFET source, so the output current needs to be reflected back to the

input in order to dimension the power MOSFET properly and to choose the maximum sense voltage. Based on the fact that, ideally, the output power is equal to the input power, the maximum average input current and average inductor current is:

$$I_{IN(MAX)} = I_{L,AVG(MAX)} = \frac{I_{O(MAX)}}{1 - D_{MAX}}$$

The current mode control loop will not allow the inductor peak to exceed  $V_{SENSE(MAX)}/R_{SENSE}$ . In practice, one should allow some margin for variations in the LTC3814-5 and external component values, and a good guide for selecting the maximum sense voltage when  $V_{DS}$  sensing is used is:

$$V_{SENSE(MAX)} = \frac{1.7 \cdot R_{DS(ON)} \cdot I_{O(MAX)}}{1 - D_{MAX}}$$

 $V_{SENSE}$  is set by the voltage applied to the  $V_{RNG}$  pin. Once  $V_{SENSE}$  is chosen, the required  $V_{RNG}$  voltage is calculated to be:

$$V_{RNG} = 5.78 \cdot (V_{SENSE(MAX)} + 0.026)$$

An external resistive divider from INTV $_{CC}$  can be used to set the voltage of the  $V_{RNG}$  pin between 0.5V and 2V resulting in nominal sense voltages of 60mV to 320mV. Additionally, the  $V_{RNG}$  pin can be tied to SGND or INTV $_{CC}$  in which case the nominal sense voltage defaults to 95mV or 215mV, respectively.



#### Power MOSFET Selection

The LTC3814-5 requires two external N-channel power MOSFETs, one for the bottom (main) switch and one for the top (synchronous) switch. Important parameters for the power MOSFETs are the breakdown voltage  $BV_{DSS}$ , threshold voltage  $V_{(GS)TH}$ , on-resistance  $R_{DS(ON)}$ , Miller capacitance and maximum current  $I_{DS(MAX)}$ .

Since the bottom MOSFET is used as the current sense element, particular attention must be paid to its on-resistance. MOSFET on-resistance is typically specified with a maximum value  $R_{DS(ON)(MAX)}$  at 25°C. In this case, additional margin is required to accommodate the rise in MOSFET on-resistance with temperature:

$$R_{DS(ON)(MAX)} = \frac{R_{SENSE}}{\rho_{T}}$$

The  $\rho_T$  term is a normalization factor (unity at 25°C) accounting for the significant variation in on-resistance with temperature (see Figure 2) and typically varies from 0.4%/°C to 1.0%/°C depending on the particular MOSFET used.




Figure 2. R<sub>DS(ON)</sub> vs Temperature

The most important parameter in high voltage applications is breakdown voltage BV<sub>DSS</sub>. Both the top and bottom MOSFETs will see full output voltage plus any additional ringing on the switch node across its drain-to-source dur-

ing its off-time and must be chosen with the appropriate breakdown specification. The LTC3814-5 is designed to be used with a 4.5V to 14V gate drive supply (INTV<sub>CC</sub> pin) for driving logic-level MOSFETs ( $V_{GS(MIN)} \ge 4.5V$ ).

For maximum efficiency, on-resistance  $R_{DS(ON)}$  and input capacitance should be minimized. Low  $R_{DS(ON)}$  minimizes conduction losses and low input capacitance minimizes transition losses. MOSFET input capacitance is a combination of several components but can be taken from the typical "gate charge" curve included on most data sheets (Figure 3).




Figure 3. Gate Charge Characteristic

The curve is generated by forcing a constant input current into the gate of a common source, current source loaded stage and then plotting the gate voltage versus time. The initial slope is the effect of the gate-to-source and the gate-to-drain capacitance. The flat portion of the curve is the result of the Miller multiplication effect of the drain-to-gate capacitance as the drain drops the voltage across the current source load. The upper sloping line is due to the drain-to-gate accumulation capacitance and the gate-to-source capacitance. The Miller charge (the increase in coulombs on the horizontal axis from a to b while the curve is flat) is specified for a given V<sub>DS</sub> drain voltage, but can be adjusted for different V<sub>DS</sub> voltages by multiplying by the ratio of the application  $V_{DS}$  to the curve specified V<sub>DS</sub> values. A way to estimate the C<sub>MILLER</sub> term is to take the change in gate charge from points a and b on a manufacturers data sheet and divide by the stated V<sub>DS</sub> voltage specified. C<sub>MILLER</sub> is the most important selection criteria for determining the transition loss term in the top MOSFET but is not directly specified on MOSFET data sheets. C<sub>RSS</sub> and C<sub>OS</sub> are specified sometimes but definitions of these parameters are not included.

LINEAR TECHNOLOGY

When the controller is operating in continuous mode the duty cycles for the top and bottom MOSFETs are given by:

Main Switch Duty Cycle = 
$$\frac{V_{OUT} - V_{IN}}{V_{OUT}}$$

Synchronous Switch Duty Cycle = 
$$\frac{V_{IN}}{V_{OUT}}$$

The power dissipation for the main and synchronous MOSFETs at maximum output current are given by:

$$\begin{split} P_{MAIN} = & D_{MAX} \Biggl( \frac{I_{O(MAX)}}{1 - D_{MAX}} \Biggr)^2 (\rho_T) R_{DS(ON)} \\ & + \frac{1}{2} V_{OUT}^2 \Biggl( \frac{I_{O(MAX)}}{1 - D_{MAX}} \Biggr) (R_{DR}) (C_{MILLER}) \\ & \bullet \Biggl[ \frac{1}{INTV_{CC} - V_{TH(IL)}} + \frac{1}{V_{TH(IL)}} \Biggr] (f) \\ P_{SYNC} = & \Biggl( \frac{1}{1 - D_{MAX}} \Biggr) (I_{O(MAX)})^2 (\rho_T) \, R_{DS(ON)} \end{split}$$

where  $\rho_T$  is the temperature dependency of  $R_{DS(ON)}$ ,  $R_{DR}$  is the effective top driver resistance (approximately  $2\Omega$  at  $V_{GS} = V_{MILLER}$ ).  $V_{TH(IL)}$  is the data sheet specified typical gate threshold voltage specified in the power MOSFET data sheet at the specified drain current.  $C_{MILLER}$  is the calculated capacitance using the gate charge curve from the MOSFET data sheet and the technique described above.

Both MOSFETs have  $I^2R$  losses while the bottom N-channel equation includes an additional term for transition losses. Both top and bottom MOSFET  $I^2R$  losses are greatest at lowest  $V_{IN}$ , and the top MOSFET  $I^2R$  losses also peak during an overcurrent condition when it is on close to 100% of the period. For most LTC3814-5 applications, the transition loss and  $I^2R$  loss terms in the bottom MOSFET are comparable, so best efficiency is obtained by choosing a MOSFET that optimizes both  $R_{DS(ON)}$  and  $C_{MILLER}$ . Since there is no transition loss term in the synchronous MOSFET, however, optimal efficiency is obtained by minimizing  $R_{DS(ON)}$ —by using larger MOSFETs or paralleling multiple MOSFETs.

Multiple MOSFETs can be used in parallel to lower  $R_{DS(0N)}$  and meet the current and thermal requirements if desired. The LTC3814-5 contains large low impedance drivers capable of driving large gate capacitances without significantly slowing transition times. In fact, when driving MOSFETs with very low gate charge, it is sometimes helpful to slow down the drivers by adding small gate resistors ( $10\Omega$  or less) to reduce noise and EMI caused by the fast transitions.

#### **Operating Frequency**

The choice of operating frequency is a tradeoff between efficiency and component size. Low frequency operation improves efficiency by reducing MOSFET switching losses but requires larger inductance and/or capacitance in order to maintain low output ripple voltage.

The operating frequency of LTC3814-5 applications is determined implicitly by the one-shot timer that controls the on-time  $t_{OFF}$  of the synchronous MOSFET switch. The on-time is set by the current into the  $l_{OFF}$  pin and the voltage at the  $V_{OFF}$  pin according to:

$$t_{OFF} = \frac{V_{VOFF}}{I_{IOFF}} (76pF)$$

Tying a resistor  $R_{OFF}$  from  $V_{OUT}$  to the  $I_{OFF}$  pin yields a synchronous MOSFET on-time inversely proportional to  $V_{OUT}$ . This results in the following operating frequency and also keeps frequency constant as  $V_{OUT}$  ramps up at start-up:

$$f = \frac{V_{IN}}{V_{VOFF} \cdot R_{OFF} (76pF)} (Hz)$$

The  $V_{OFF}$  pin can be connected to INTV<sub>CC</sub> or ground or can be connected to a resistive divider from  $V_{IN}$ . The  $V_{OFF}$  pin has internal clamps that limit its input to the one-shot timer. If the pin is tied below 0.7V, the input to the one-shot is clamped at 0.7V. Similarly, if the pin is tied above 2.4V, the input is clamped at 2.4V. Note, however, that if the  $V_{OFF}$  pin is connected to a constant voltage, the operating frequency will be proportional to the input voltage  $V_{IN}$ . Figures 4a and 4b illustrate how  $R_{OFF}$  relates to switching frequency as a function of the input voltage and  $V_{OFF}$  voltage. To hold frequency constant for input



voltage changes, tie the  $V_{OFF}$  pin to a resistive divider from  $V_{IN}$ , as shown in Figure 5. Choose the resistor values so that the  $V_{RNG}$  voltage equals about 1.55V at the mid-point of  $V_{IN}$  as follows:

$$V_{IN,MID} = \frac{V_{IN(MAX)} + V_{IN(MIN)}}{2} = 1.55 \text{V} \cdot \left(1 + \frac{R1}{R2}\right)$$

With these resistor values, the frequency will remain relatively constant at:

$$f = \frac{1 + R1/R2}{R_{OFF}(76pF)}$$
 (Hz)

for the range of  $0.45V_{IN}$  to  $1.55 \bullet V_{IN}$ , and will be proportional to  $V_{IN}$  outside of this range.




Figure 4a. Switching Frequency vs  $R_{OFF}$  ( $V_{OFF} = INTV_{CC}$ )




Figure 5. V<sub>OFF</sub> Connection to Keep the Operating Frequency Constant as the Input Supply Varies

Changes in the load current magnitude will also cause a frequency shift. Parasitic resistance in the MOSFET switches and inductor reduce the effective voltage across the inductance, resulting in increased duty cycle as the load current increases. By shortening the off-time slightly as current increases, constant-frequency operation can be maintained. This is accomplished with a resistor connected from the  $I_{TH}$  pin to the  $I_{OFF}$  pin to increase the  $I_{OFF}$  current slightly as  $V_{ITH}$  increases. The values required will depend on the parasitic resistances in the specific application. A good starting point is to feed about 10% of the  $R_{OFF}$  current with  $R_{ITH}$  as shown in Figure 6.




Figure 4b. Switching Frequency vs  $R_{OFF}$  ( $V_{OFF}$  Connected to a Resistor Divider from  $V_{IN}$ )




Figure 6. Correcting Frequency Shift with Load Current Changes

LINEAR TECHNOLOGY

#### **Minimum On-Time and Dropout Operation**

The minimum on-time  $t_{ON(MIN)}$  is the smallest amount of time that the LTC3814-5 is capable of turning on the bottom MOSFET, tripping the current comparator and turning the MOSFET back off. This time is generally about 350ns. The minimum on-time limit imposes a minimum duty cycle of  $t_{ON(MIN)}/(t_{ON(MIN)} + t_{OFF})$ . If the minimum duty cycle is reached, due to a rising input voltage for example, then the output will rise out of regulation. The maximum input voltage to avoid dropout is:

$$V_{IN(MAX)} = V_{OUT} \frac{t_{OFF}}{t_{ON(MIN)} + t_{OFF}}$$

A plot of maximum duty cycle vs switching frequency is shown in Figure 7.




Figure 7. Maximum Switching Frequency vs Duty Cycle

#### **Inductor Selection**

An inductor should be chosen that can carry the maximum input DC current which occurs at the minimum input voltage. The peak-to-peak ripple current is set by the inductance and a good starting point is to choose a ripple current of at least 40% of its maximum value:

$$\Delta I_{L} = 40\% \bullet \frac{I_{O(MAX)}}{1 - D_{MAX}}$$

The required inductance can then be calculated to be:

$$L = \frac{V_{IN(MIN)} \bullet D_{MAX}}{f \bullet \Delta I_{I}}$$

The required saturation of the inductor should be chosen to be greater than the peak inductor current:

$$I_{L(SAT)} \ge \frac{I_{O(MAX)}}{1 - D_{MAX}} + \frac{\Delta I_L}{2}$$

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite, molypermalloy or Kool Mµ® cores. A variety of inductors designed for high current, low voltage applications are available from manufacturers such as Sumida, Panasonic, Coiltronics, Coilcraft and Toko.

#### Schottky Diode D1 Selection

The Schottky diode D1 shown in the front page schematic conducts during the dead time between the conduction of the power MOSFET switches. It is intended to prevent the body diode of the synchronous MOSFET from turning on and storing charge during the dead time, which can cause a modest (about 1%) efficiency loss. The diode can be rated for about one half to one fifth of the full load current since it is on for only a fraction of the duty cycle. The peak reverse voltage that the diode must withstand is equal to the regulator output voltage. In order for the diode to be effective, the inductance between it and the synchronous MOSFET must be as small as possible, mandating that these components be placed adjacently. The diode can be omitted if the efficiency loss is tolerable.

#### **Output Capacitor Selection**

In a boost converter, the output capacitor requirements are demanding due to the fact that the current waveform is pulsed. The choice of component(s) is driven by the acceptable ripple voltage which is affected by the ESR, ESL and bulk capacitance as shown in Figure 8e. The total output ripple voltage is:

$$\Delta V_{OUT} = I_{O(MAX)} \left( \frac{1}{f \cdot C_{OUT}} + \frac{ESR}{1 - D_{MAX}} \right)$$

where the first term is due to the bulk capacitance and second term due to the ESR.



For many designs it is possible to choose a single capacitor type that satisfies both the ESR and bulk C requirements for the design. In certain demanding applications, however, the ripple voltage can be improved significantly by connecting two or more types of capacitors in parallel. For example, using a low ESR ceramic capacitor can minimize the ESR step, while an electrolytic capacitor can be used to supply the required bulk C.

Once the output capacitor ESR and bulk capacitance have been determined, the overall ripple voltage waveform should be verified on a dedicated PC board (see PC Board Layout Checklist section for more information on component placement). Lab breadboards generally suffer from excessive series inductance (due to inter-component wiring), and these parasitics can make the switching waveforms look significantly worse than they would be on a properly designed PC board.


The output capacitor in a boost regulator experiences high RMS ripple currents, as shown in Figure 8d. The RMS output capacitor ripple current is:

$$I_{RMS(COUT)} \approx I_{O(MAX)} \bullet \sqrt{\frac{V_{O} - V_{IN(MIN)}}{V_{IN(MIN)}}}$$


Note that the ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life. This makes it advisable to further derate the capacitor or to choose a capacitor rated at a higher temperature than required. Several capacitors may also be placed in parallel to meet size or height requirements in the design.

Manufacturers such as Nichicon, Nippon Chemi-con and Sanyo should be considered for high performance throughhole capacitors. The OS-CON (organic semiconductor dielectric) capacitor available from Sanyo has the lowest product of ESR and size of any aluminum electrolytic at a somewhat higher price. An additional ceramic capacitor in parallel with OS-CON capacitors is recommended to reduce the effect of their lead inductance.


In surface mount applications, multiple capacitors placed in parallel may be required to meet the ESR, RMS current handling and load step requirements. Dry tantalum, special polymer and aluminum electrolytic capacitors are available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Several excellent surge-tested choices are the AVX TPS and TPSV or the KEMET T510 series. Aluminum electrolytic capacitors have significantly higher ESR, but can be used in cost-driven applications providing that consideration is given to ripple current ratings and long term reliability. Other capacitor types include Panasonic SP and Sanyo POSCAPs. In applications with  $V_{OUT} > 30V$ , however, choices are limited to aluminum electrolytic and ceramic capacitors.




8a. Circuit Diagram




8b. Inductor and Input Currents



8c. Switch Current



8d. Diode and Output Currents



8e. Output Voltage Ripple Waveform

38145 F08

Figure 8. Switching Waveforms for a Boost Converter

#### **Input Capacitor Selection**

The input capacitor of a boost converter is less critical than the output capacitor, due to the fact that the inductor is in series with the input and the input current waveform is continuous (see Figure 8b). The input voltage source impedance determines the size of the input capacitor, which is typically in the range of  $10\mu F$  to  $100\mu F$ . A low ESR capacitor is recommended though not as critical as for the output capacitor.

The RMS input capacitor ripple current for a boost converter is:

$$I_{RMS(CIN)} = 0.3 \bullet \frac{V_{IN(MIN)}}{L \bullet f} \bullet D_{MAX}$$

Please note that the input capacitor can see a very high surge current when a battery is suddenly connected to the input of the converter and solid tantalum capacitors can fail catastrophically under these conditions. **Be sure to specify surge-tested capacitors!** 

### **Output Voltage**

The LTC3814-5 output voltage is set by a resistor divider according to the following formula:

$$V_{OUT}=0.8V\Bigg(1+\frac{R_{FB1}}{R_{FB2}}\Bigg)$$

The external resistor divider is connected to the output as shown in the Functional Diagram, allowing remote voltage sensing. The resultant feedback signal is compared with the internal precision 800mV voltage reference by the error amplifier. The internal reference has a guaranteed tolerance of less than  $\pm 1\%$ . Tolerance of the feedback resistors will add additional error to the output voltage. 0.1% to 1% resistors are recommended.

## Top MOSFET Driver Supply (C<sub>B</sub>, D<sub>B</sub>)

An external bootstrap capacitor  $C_B$  connected to the BOOST pin supplies the gate drive voltage for the topside MOSFET. This capacitor is charged through diode  $D_B$  from INTV $_{CC}$  when the switch node is low. When the top MOSFET turns on, the switch node rises to  $V_{OUT}$  and the BOOST pin rises

to approximately  $V_{OUT}$  + INTV<sub>CC</sub>. The boost capacitor needs to store about 100 times the gate charge required by the top MOSFET. In most applications 0.1 $\mu$ F to 0.47 $\mu$ F, X5R or X7R dielectric capacitor is adequate.

The reverse breakdown of the external diode,  $D_B$ , must be greater than  $V_{OUT}$ . Another important consideration for the external diode is the reverse recovery and reverse leakage, either of which may cause excessive reverse current to flow at full reverse voltage. If the reverse current times reverse voltage exceeds the maximum allowable power dissipation, the diode may be damaged. For best results, use an ultrafast recovery diode such as the MMDL770T1.

#### IC/MOSFET Driver Supplies (INTV<sub>CC</sub>)

The LTC3814-5 drivers and the LTC3814-5 internal circuits are supplied from the INTV $_{\rm CC}$  pin (see Figure 1). These pins have an operating range between 4.2V and 14V. If the input voltage or another supply is not available in this voltage range, two internal regulators are provided to simplify the generation of this IC/driver supply voltage as described in the next sections.

#### The N<sub>DRV</sub> Pin Regulator

The N<sub>DRV</sub> pin controls the gate of an external NMOS as shown in Figure 9b and can be used to generate a regulated 5.5V supply from V<sub>IN</sub> or V<sub>OUT</sub>. Since the NMOS is external, it can be chosen with a BV<sub>DSS</sub> or power rating as high as necessary to safely derive power from a high voltage input or output voltage. In order to generate an INTV<sub>CC</sub> supply that is always above the 4.2V UV threshold, the supply connected to the drain must be greater than  $4.2V + R_{NDRV} \bullet 40\mu A + V_T$ .

#### The EXTV<sub>CC</sub> Pin Regulator

A second low dropout regulator is available for voltages  $\leq$  15V. When a supply that is greater than 4.7V is connected to the EXTV<sub>CC</sub> pin, the internal LDO will regulate 5.5V on INTV<sub>CC</sub> from the EXTV<sub>CC</sub> pin voltage and will also disable the NDRV pin regulator. This regulator is disabled when the IC is shut down, when INTV<sub>CC</sub> < 4.2V, or when EXTV<sub>CC</sub> < 4.7V.



#### Using the INTV<sub>CC</sub> Regulators

One, both or neither of these regulators can be used to generate the 5.5V IC/driver supply depending on the circuit requirements, available supplies, and the voltage range of  $V_{IN}$  or  $V_{OUT}$ . Deriving the 5.5V supply from  $V_{IN}$  is more efficient, however deriving it from  $V_{OUT}$  has the advantage of maintaining regulation of  $V_{OUT}$  when  $V_{IN}$  drops below the UV threshold. Four possible configurations are shown in Figures 9a through 9d, and are described as follows:

- Figure 9a. If the V<sub>IN</sub> voltage or another low voltage supply between 4.5V and 14V is available, the simplest approach is to connect this supply directly to the INTV<sub>CC</sub> and DRV<sub>CC</sub> pins. The internal regulators are disabled by shorting NDRV and EXTV<sub>CC</sub> to INTV<sub>CC</sub>.
- Figure 9b. If V<sub>IN(MAX)</sub> > 14V, an external NMOS connected to the NDRV pin can be used to generate 5.5V from V<sub>IN</sub>. V<sub>IN(MIN)</sub> must be > 4.5V + R<sub>NDRV</sub> 40µA + V<sub>T</sub>

- to keep INTV<sub>CC</sub> above the UV threshold and the BV<sub>DSS</sub> of the external NMOS must be chosen to be greater than  $V_{IN(MAX)}$ . The EXTV<sub>CC</sub> regulator is disabled by grounding the EXTV<sub>CC</sub> pin.
- 3. Figure 9c. If the  $V_{IN(MAX)}$  < 14.7V and  $V_{IN}$  is allowed to fall below 4.2V without disrupting the boost converter operation, use this configuration. The INTV<sub>CC</sub> supply is derived from  $V_{IN}$  until the  $V_{OUT}$  > 4.7V. Once INTV<sub>CC</sub> is derived from  $V_{OUT}$ ,  $V_{IN}$  can fall below the 4V UV threshold without losing regulation of  $V_{OUT}$ . Note that in this configuration,  $V_{IN}$  must be > ~5V at least long enough to start up the LTC3814-5 and charge  $V_{OUT}$  > 4.7V. Also, since  $V_{OUT}$  is connected to the EXTV<sub>CC</sub> pin, this configuration is limited to  $V_{OUT}$  < 15V.
- 4. Figure 9d. Similar to configuration 3 except that  $V_{OUT}$  is allowed to be >15V since  $V_{OUT}$  is connected to an external NMOS with appropriately rated BV<sub>DSS</sub>.  $V_{IN}$  has same start-up requirement as 3.




Figure 9. Four Possible Ways to Generate INTV<sub>CC</sub> Supply

TECHNOLOGY TECHNOLOGY

#### **Power Dissipation Considerations**

Applications using large MOSFETs and high frequency of operation may result in a large  $DRV_{CC}/INTV_{CC}$  supply current. Therefore, when using the linear regulators, it is necessary to verify that the resulting power dissipation is within the maximum limits. The  $DRV_{CC}/INTV_{CC}$  supply current consists of the MOSFET gate current plus the LTC3814-5 quiescent current:

$$I_{CC} = (f)(Q_{G(TOP)} + Q_{G(BOTTOM)}) + 3mA$$

When using the internal LDO regulator, the power dissipation is internal so the rise in junction temperature can be estimated from the equation given in Note 2 of the Electrical Characteristics as follows:

$$T_J = T_A + I_{EXTVCC} \cdot (V_{EXTVCC} - V_{INTVCC})(38^{\circ}C/W)$$
 and must not exceed 125°C.

Likewise, if the external NMOS regulator is used, the worst case power dissipation is calculated to be:

$$P_{MOSFET} = (V_{DRAIN(MAX)} - 5.5V) \bullet I_{CC}$$
 and can be used to properly size the device.

#### FEEDBACK LOOP/COMPENSATION

#### Introduction

In a typical LTC3814-5 circuit, the feedback loop consists of two sections: the modulator/output stage and the feedback amplifier/compensation network. The modulator/output stage consists of the current sense component and internal current comparator, the power MOSFET switches and drivers, and the output filter and load. The transfer function of the modulator/output stage for a boost converter consists of an output capacitor pole,  $R_LC_{OUT}$ , and an ESR zero,  $R_{ESR}C_{OUT}$ , and also a "right-half plane" zero,  $(R_L/L)(V_{IN}{}^2/V_{OUT}{}^2)$ . It has a gain/phase curve that is typically like the curve shown in Figure 10 and is expressed mathematically in the following equation.

$$H(s) = \frac{V_{OUT}(s)}{V_{ITH}(s)} = \left(\frac{R_L \cdot V_{IN} \cdot V_{SENSE(MAX)}}{2.4 \cdot V_{OUT} \cdot R_{DS(ON)}}\right)$$

$$\cdot \left(\frac{1 + s \cdot R_{ESR} \cdot C_{OUT}}{1 + s \cdot R_L \cdot C_{OUT}}\right)$$

$$\cdot \left(1 - s \cdot \frac{L}{R_L} \cdot \frac{V_{OUT}^2}{V_{IN}^2}\right)$$

$$s = i2\pi f$$
(1)

This portion of the power supply is pretty well out of the user's control since the current sense is chosen based on maximum output load, and the output capacitor is usually chosen based on load regulation and ripple requirements without considering AC loop response. The feedback amplifier, on the other hand, gives us a handle on which to adjust the AC response. The goal is to have an 180° phase shift at DC so the loop regulates and less than 360° phase shift at the point where the loop gain falls below OdB, i.e., the crossover frequency, with as much gain as possible at frequencies below the crossover frequency. Since the feedback amplifier adds an additional 90° phase shift to the phase shift already present from the modulator/output stage, some phase boost is required at the crossover frequency to achieve good phase margin. The design procedure (described in more detail in the next section) is to (1) obtain a gain/phase plot of modulator/output stage, (2) choose a crossover frequency and the required phase boost, and (3) calculate the compensation network.




Figure 10. Bode Plot of Boost Modulator/Output Stage



The two types of compensation networks, Type 2 and Type 3 are shown in Figures 11 and 12. When component values are chosen properly, these networks provide a "phase bump" at the crossover frequency. Type 2 uses a single pole-zero pair to provide up to about 60° of phase boost while Type 3 uses two poles and two zeros to provide up to 150° of phase boost.

The compensation of boost converters are complicated by two factors: the RHP zero and the dependence of the loop gain on the duty cycle. The RHP zero adds additional phase lag and gain. The phase lag degrades phase margin and the added gain keeps the gain high typically in the frequency region where the user is trying the roll off the gain below 0dB. This often forces the user to choose a crossover frequency at a lower frequency than originally desired. The duty cycle effect of gain (see above transfer function) causes the phase margin and crossover frequency to be dependent on the input supply voltage which may cause problems if the input voltage varies over a wide range since the compensation network can only be optimized for a specific crossover frequency. These two factors usually can be overcome if the crossover frequency is chosen low enough.

#### **Feedback Component Selection**

Selecting the R and C values for a typical Type 2 or Type 3 loop is a nontrivial task. The applications shown in this data sheet show typical values, optimized for the power components shown. They should give acceptable performance with similar power components, but can be way off if even one major power component is changed

significantly. Applications that require optimized transient response will require recalculation of the compensation values specifically for the circuit in question. The underlying mathematics are complex, but the component values can be calculated in a straightforward manner if we know the gain and phase of the modulator at the crossover frequency.

Modulator gain and phase can be obtained in one of three ways: measured directly from a breadboard, or if the appropriate parasitic values are known, simulated or generated from the modulator transfer function. Measurement will give more accurate results, but simulation or transfer function can often get close enough to give a working system. To measure the modulator gain and phase directly, wire up a breadboard with an LTC3814-5 and the actual MOSFETs, inductor and input and output capacitors that the final design will use. This breadboard should use appropriate construction techniques for high speed analog circuitry: bypass capacitors located close to the LTC3814-5, no long wires connecting components. appropriately sized ground returns, etc. Wire the feedback amplifier with a 0.1µF feedback capacitor from I<sub>TH</sub> to FB and a 10k to 100k resistor from V<sub>OUT</sub> to FB. Choose the bias resistor (R<sub>B</sub>) as required to set the desired output voltage. Disconnect R<sub>B</sub> from ground and connect it to a signal generator or to the source output of a network analyzer to inject a test signal into the loop. Measure the gain and phase from the I<sub>TH</sub> pin to the output node at the positive terminal of the output capacitor. Make sure the analyzer's input is AC coupled so that the DC voltages present at both the I<sub>TH</sub> and V<sub>OUT</sub> nodes don't corrupt the measurements or damage the analyzer.




Figure 11. Type 2 Schematic and Transfer Function




Figure 12. Type 3 Schematic and Transfer Function



If breadboard measurement is not practical, mathematical software such as MATHCAD or MATLAB can be used to generate plots from the transfer function given in Equation 1. A SPICE simulation can also be used to generate approximate gain/phase curves. Plug the expected capacitor, inductor and MOSFET values into the following SPICE deck and generate an AC plot of  $V_{OUT}/V_{ITH}$  with gain in dB and phase in degrees. Refer to your SPICE manual for details of how to generate this plot.

```
*This file simulates a simplified model of
the 3814-5 for generating a v(out)/(vith) or
a v(out)/v(outin) bode plot
```

```
.param vout=24
.param vin=12
.param L=10u
.param cout=270u
.param esr=.018
.param rload=24
.param rdson=0.02
.param Vrng=1
.param vsnsmax={0.173*Vrng-0.026}
.param K={vsnsmax/rdson/1.2}
.param wz={1/esr/cout}
.param wp={2/rload/cout}
* Feedback Amplifier
rfb1 outin vfb 29k
rfb2 vfb 0 1k
eithx ithx 0 laplace \{0.8-v(vfb)\} =
  {1/(1+s/1000)}
eith ith 0 value={limit(1e6*v(ithx),0,2.4)}
cc1 ith vfb 100p
cc2 ith x1 0.01p
rc x1 vfb 100k
```

```
* Modulator/Output Stage
eout out 0 laplace {v(ith)} =
    {0.5*K*Rload*vin/vout *(1+s/wz)/(1+s/wp)
    *(1-s*L/Rload*vout*vout/vin/vin)}
rload out 0 {rload}
*
vstim out outin dc=0 ac=10m; ac stimulus
.ac dec 100 10 10meg
.probe
.end
```

With the gain/phase plot in hand, a loop crossover frequency can be chosen. Usually the curves look something like Figure 10. Choose the crossover frequency about 25% of the switching frequency for maximum bandwidth. Although it may be tempting to go beyond f<sub>SW</sub>/4, remember that significant phase shift occurs at half the switching frequency that isn't modeled in the above H(s) equation and PSPICE code. Note the gain (GAIN, in dB) and phase (PHASE, in degrees) at this point. The desired feedback amplifier gain will be –GAIN to make the loop gain at OdB at this frequency. Now calculate the needed phase boost, assuming 60° as a target phase margin:

```
BOOST = -(PHASE + 30^{\circ})
```

If the required BOOST is less than 60°, a Type 2 loop can be used successfully, saving two external components. BOOST values greater than 60° usually require Type 3 loops for satisfactory performance.

Finally, choose a convenient resistor value for R1 (10k is usually a good value). Now calculate the remaining values:

(K is a constant used in the calculations)

f = chosen crossover frequency

 $G = 10^{(GAIN/20)}$  (this converts GAIN in dB to G in absolute gain)



TYPE 2 Loop:

$$K = tan\left(\frac{B00ST}{2} + 45^{\circ}\right)$$

$$C2 = \frac{1}{2\pi \cdot f \cdot G \cdot K \cdot R1}$$

$$C1 = C2\left(K^{2} - 1\right)$$

$$R2 = \frac{K}{2\pi \cdot f \cdot C1}$$

$$R_{B} = \frac{V_{REF}(R1)}{V_{OUT} - V_{REF}}$$

TYPE 3 Loop:

$$K = tan^{2} \left( \frac{B00ST}{4} + 45^{\circ} \right)$$

$$C2 = \frac{1}{2\pi \cdot f \cdot G \cdot R1}$$

$$C1 = C2(K - 1)$$

$$R2 = \frac{\sqrt{K}}{2\pi \cdot f \cdot C1}$$

$$R3 = \frac{R1}{K - 1}$$

$$C3 = \frac{1}{2\pi f \sqrt{K \cdot R3}}$$

$$R_{B} = \frac{V_{REF}(R1)}{V_{OUT} - V_{REF}}$$

SPICE or mathematical software can be used to generate the gain/phase plots for the compensated power supply to do a sanity check on the component values before trying them out on the actual hardware. For software, use the following transfer function:

$$T(s) = A(s)H(s)$$

where H(s) was given in equation 2 and A(s) depends on compensation circuit used:

Type 2:

$$A (s) = \frac{1 + s \cdot R2 \cdot C1}{s \cdot R1 \cdot (C1 + C2) \cdot \left(1 + s \cdot R2 \cdot \frac{C1 \cdot C2}{C1 + C2}\right)}$$

Type 3:

A (s)=
$$\frac{1}{s \cdot R1 \cdot (C1 + C2)}$$
 • 
$$\frac{(1+s \cdot (R1+R3) \cdot C3) \cdot (1+s \cdot R2 \cdot C1)}{(1+s \cdot R3 \cdot C3) \cdot (1+s \cdot R2 \cdot \frac{C1 \cdot C2}{C1+C2})}$$

For SPICE, simulate the previous PSPICE code with calculated compensation values entered and generate a gain/phase plot of V<sub>OUT</sub>/V<sub>OUTIN</sub>.

#### **Fault Conditions: Current Limit**

The maximum inductor current is inherently limited in a current mode controller by the maximum sense voltage. In the LTC3814-5, the maximum sense voltage is controlled by the voltage on the  $V_{RNG}$  pin. With peak current control, the maximum sense voltage and the sense resistance determine the maximum allowed inductor valley current. The corresponding output current limit is:

$$I_{LIMIT} = \frac{V_{SNS(MAX)}}{R_{DS(ON)} \rho_T} - \frac{1}{2} \Delta I_L$$

The current limit value should be checked to ensure that  $I_{LIMIT(MIN)} > I_{OUT(MAX)}$ . The minimum value of current limit generally occurs at the lowest  $V_{IN}$  at the highest ambient temperature, conditions that cause the largest power loss in the converter. Note that it is important to check for self-consistency between the assumed MOSFET junction temperature and the resulting value of  $I_{LIMIT}$  which heats the MOSFET switches.

Caution should be used when setting the current limit based upon the  $R_{DS(ON)}$  of the MOSFETs. The maximum current limit is determined by the minimum MOSFET on-resistance. Data sheets typically specify nominal and maximum values for  $R_{DS(ON)}$ , but not a minimum.



A reasonable assumption is that the minimum  $R_{DS(ON)}$  lies the same percentage below the typical value as the maximum lies above it. Consult the MOSFET manufacturer for further guidelines.

Note that in a boost mode architecture, it is only possible to provide protection for "soft" shorts where  $V_{OUT} > V_{IN}$ . For hard shorts, the inductor current is limited only by the input supply capability.

#### **Run/Soft-Start Function**

The RUN/SS pin is a multipurpose pin that provides a soft-start function and a means to shut down the LTC3814-5. Soft-start reduces the input supply's surge current by controlling the ramp rate of the  $I_{TH}$  voltage, eliminates output overshoot and can also be used for power supply sequencing.

Pulling RUN/SS below 0.9V puts the LTC3814-5 into a low quiescent current shutdown ( $I_Q$  = 224 $\mu$ A). This pin can be driven directly from logic as shown in Figure 14. Releasing the RUN/SS pin allows an internal 1.4 $\mu$ A current source to charge up the soft-start capacitor,  $C_{SS}$ . When the voltage on RUN/SS reaches 0.9V, the LTC3814-5 turns on and begins ramping the  $I_{TH}$  voltage at  $V_{ITH}$  =  $V_{SS}$  – 0.9V. As the RUN/SS voltage increases from 0.9V to 3.3V, the current limit is increased from 0% to 100% of its maximum value. The RUN/SS voltage continues to charge until it reaches its internally clamped value of 4V.

If RUN/SS starts at OV, the delay before starting is approximately:

$$t_{DELAY,START} = \frac{0.9V}{1.4\mu A} C_{SS} = (0.64s/\mu F) C_{SS}$$

plus an additional delay, before the current limit reaches its maximum value of:

$$t_{DELAY,REG} \ge \frac{2.4V}{1.4\mu A} C_{SS}$$

The start delay can be reduced by using diode D1 in Figure 13.




Figure 13. RUN/SS Pin Interfacing

#### **Efficiency Considerations**

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Although all dissipative elements in the circuit produce losses, four main sources account for most of the losses in LTC3814-5 circuits:

- 1. DC I<sup>2</sup>R losses. These arise from the resistances of the MOSFETs, inductor and PC board traces and cause the efficiency to drop at high input currents. The input current is maximum at maximum output current and minimum input voltage. The average input current flows through L, but is chopped between the top and bottom MOSFETs. If the two MOSFETs have approximately the same  $R_{DS(ON)}$ , then the resistance of one MOSFET can simply be summed with the resistances of L and the board traces to obtain the DC I<sup>2</sup>R loss. For example, if  $R_{DS(ON)} = 0.01\Omega$  and  $R_L = 0.005\Omega$ , the loss will range from 15mW to 1.5W as the input current varies from 1A to 10A.
- 2. Transition loss. This loss arises from the brief amount of time the bottom MOSFET spends in the saturated region during switch node transitions. It depends upon the output voltage, load current, driver strength and MOSFET capacitance, among other factors. The loss is significant at output voltages above 20V and can be estimated from the second term of the P<sub>MAIN</sub> equation found in the Power MOSFET Selection section. When transition losses are significant, efficiency can be improved by lowering the frequency and/or using a bottom MOSFET(s) with lower C<sub>RSS</sub> at the expense of higher R<sub>DS(ON)</sub>.
- 3. INTV<sub>CC</sub> current. This is the sum of the MOSFET driver and control currents. Control current is typically



about 3mA and driver current can be calculated by:  $I_{GATE} = f(Q_{G(TOP)} + Q_{G(BOT)})$ , where  $Q_{G(TOP)}$  and  $Q_{G(BOT)}$  are the gate charges of the top and bottom MOSFETs. This loss is proportional to the supply voltage that INTV<sub>CC</sub> is derived from, i.e.,  $V_{IN}$ ,  $V_{OUT}$  or an external supply connected to INTV<sub>CC</sub>.

4.  $C_{OUT}$  loss. The output capacitor has the difficult job of filtering the large RMS input current out of the synchronous MOSFET. It must have a very low ESR to minimize the AC  $I^2R$  loss.

Other losses, including  $C_{IN}$  ESR loss, Schottky diode D1 conduction loss during dead time and inductor core loss generally account for less than 2% additional loss. When making adjustments to improve efficiency, the input current is the best indicator of changes in efficiency. If you make a change and the input current decreases, then the efficiency has increased. If there is no change in input current, then there is no change in efficiency.

#### **Checking Transient Response**

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When load step occurs,  $V_{OUT}$  immediately shifts by an amount equal to  $\Delta I_{LOAD}$  (ESR), where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{LOAD}$  also begins to charge or discharge  $C_{OUT}$  generating a feedback error signal used by the regulator to return  $V_{OUT}$  to its steady-state value. During this recovery time,  $V_{OUT}$  can be monitored for overshoot or ringing that would indicate a stability problem.

## **Design Example**

As a design example, take a supply with the following specifications:  $V_{IN} = 12V \pm 20\%$ ,  $V_{OUT} = 24V \pm 5\%$ ,  $I_{OUT(MAX)} = 5A$ , f = 250kHz. Since  $V_{IN}$  can vary around the 12V nominal value, connect a resistive divider from  $V_{IN}$  to  $V_{OFF}$  to keep the frequency independent of  $V_{IN}$  changes:

$$\frac{R1}{R2} = \frac{12V}{1.55V} - 1 = 6.74$$

Choose R1 = 133k and R2 = 20k. Now calculate timing resistor  $R_{OFF}$ :

$$R_{OFF} = \frac{1 + 133k / 20k}{250kHz \cdot 76pF} = 402.6k$$

The duty cycle is:

$$D = 1 - \frac{12V}{24V} = 0.5$$

and the maximum input current is:

$$I_{IN(MAX)} = \frac{5A}{1 - 0.5} = 10A$$

Choose the inductor for about 40% ripple current at the maximum  $V_{\text{IN}}$ :

$$L = \frac{12V}{250kHz \bullet 0.4 \bullet 10A} \left(1 - \frac{12V}{24V}\right) = 6\mu H$$

The peak inductor current is:

$$I_{L(PEAK)} = \frac{5A}{1-0.5} + \frac{1}{2}(4A) = 12A$$

so, choose the CDEP147 5.9 $\mu$ H inductor with I<sub>SAT</sub> = 16.4A at 100°C.

Next, choose the bottom MOSFET switch. Since the drain of the MOSFET will see the full output voltage plus any ringing, choose a 40V MOSFET to provide a margin of safety. The Si7848DP has:

$$\begin{split} \text{BV}_{DSS} &= 40\text{V} \\ \text{R}_{DS(ON)} &= 9\text{m}\Omega(\text{max})/7.5\text{m}\Omega(\text{nom}), \\ \delta &= 0.006/^{\circ}\text{C}, \\ \text{C}_{MILLER} &= (14\text{nC} - 6\text{nC})/20\text{V} = 400\text{pF}, \\ \text{V}_{GS(MILLER)} &= 3.5\text{V}, \\ \theta_{\text{J}\Delta} &= 20^{\circ}\text{C/W}. \end{split}$$

This yields a nominal sense voltage of:

$$V_{SNS(NOM)} = \frac{1.7 \cdot 0.0075 \Omega \cdot 5A}{1 - 0.5} = 128 \text{mV}$$



To guarantee proper current limit at worst-case conditions, increase nominal  $V_{SNS}$  by 50% to 190mV. To check if the current limit is acceptable at  $V_{SNS}$  = 190mV, assume a junction temperature of about 30°C above a 70°C ambient ( $\rho_{100^{\circ}C}$  = 1.4):

$$I_{IN(MAX)} \ge \frac{190mV}{1.4 \cdot 0.009\Omega} - \frac{1}{2} \cdot 4A = 13A$$

 $I_{OUT(MAX)} = I_{IN(MAX)} \cdot (1-D_{MAX}) = 6.5A$ 

and double-check the assumed T<sub>J</sub> in the MOSFET:

$$P_{\text{TOP}} = \left(\frac{1}{1 - 0.5}\right) (6.5\text{A})^2 (1.4)(0.009\Omega) = 1.06\text{W}$$

$$T_J = 70^{\circ}C + 1.06W \cdot 20^{\circ}C/W = 91^{\circ}C$$

Verify that the Si7848DP is also a good choice for the bottom MOSFET by checking its power dissipation at current limit and minimum input voltage, assuming a junction temperature of 30°C above a 70°C ambient ( $\rho_{100^{\circ}C} = 1.4$ ):

$$P_{BOT} = 0.5 \left(\frac{6.5A}{1 - 0.5}\right)^{2} (1.4) (0.009\Omega)$$

$$+ \frac{1}{2} (24V)^{2} \left(\frac{6.5A}{1 - 0.5}\right) (2) (400pF)$$

$$\bullet \left(\frac{1}{12V - 3.5V} + \frac{1}{3.5V}\right) (250 \text{ kHz})$$

$$= 1.06W + 0.30W = 1.36W$$

$$T_{L} = 70^{\circ}\text{C} + 1.36W \bullet 20^{\circ}\text{C/W} = 97^{\circ}\text{C}$$

The junction temperature will be significantly less at nominal current, but this analysis shows that careful attention to heat sinking on the board will be necessary in this circuit.

Since  $V_{\text{IN}}$  is always between 4.5V and 14V, it can be connected directly to the  $\text{INTV}_{\text{CC}}$  and  $\text{DRV}_{\text{CC}}$  pins.

 $C_{OUT}$  is chosen for an RMS current rating of about 5A at 85°C. The output capacitors are chosen for a low ESR of  $0.018\Omega$  to minimize output voltage changes due to inductor ripple current and load steps. The ripple voltage will be only:

$$\Delta V_{OUT(RIPPLE)} = (5A) \left( \frac{1}{250 \text{ kHz}} + \frac{0.018}{1 - 0.5} \right)$$
  
= 0.25V (about 1%)

A 0A to 5A load step will cause an output change of up to:

$$\Delta V_{OUT(STEP)} = \Delta I_{LOAD} \bullet ESR = 5A \bullet 0.018\Omega$$
  
= 90mV

An optional  $10\mu F$  ceramic output capacitor is included to minimize the effect of ESL in the output ripple. The complete circuit is shown in Figure 14.




Figure 14. 12V Input Voltage to 24V/5A

#### **PC Board Layout Checklist**

When laying out a PC board follow one of two suggested approaches. The simple PC board layout requires a dedicated ground plane layer. Also, for higher currents, it is recommended to use a multilayer board to help with heat sinking power components.

- The ground plane layer should not have any traces and it should be as close as possible to the layer with power MOSFETs.
- Place C<sub>IN</sub>, C<sub>OUT</sub>, MOSFETs, D1 and inductor all in one compact area. It may help to have some components on the bottom side of the board.
- Use an immediate via to connect the components to ground plane including SGND and PGND of LTC3814-5. Use several bigger vias for power components.
- Use compact plane for switch node (SW) to improve cooling of the MOSFETs and to keep EMI down.
- Use planes for V<sub>IN</sub> and V<sub>OUT</sub> to maintain good voltage filtering and to keep power losses low.
- Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of power component. You can connect the copper areas to any

DC net  $(V_{IN}, V_{OUT}, GND)$  or to any other DC rail in your system).

When laying out a printed circuit board, without a ground plane, use the following checklist to ensure proper operation of the controller.


- Segregate the signal and power grounds. All small signal components should return to the SGND pin at one point which is then tied to the PGND pin close to the source of M2.
- Place M2 as close to the controller as possible, keeping the PGND, BG and SW traces short.
- Connect the input capacitor(s) C<sub>IN</sub> close to the power MOSFETs. This capacitor carries the MOSFET AC current.
- Keep the high dV/dt SW, BOOST and TG nodes away from sensitive small-signal nodes.
- Connect the INTV<sub>CC</sub> decoupling capacitor C<sub>VCC</sub> closely to the INTV<sub>CC</sub> and SGND pins.
- Connect the top driver boost capacitor C<sub>B</sub> closely to the BOOST and SW pins.
- Connect the bottom driver decoupling capacitor C<sub>INTVCC</sub> closely to the INTV<sub>CC</sub> and PGND pins.




## PACKAGE DESCRIPTION


#### FE Package 16-Lead Plastic TSSOP (4.4mm)


(Reference LTC DWG # 05-08-1663 Rev H) **Exposed Pad Variation BA** 



RECOMMENDED SOLDER PAD LAYOUT







#### NOTE:


- 1. CONTROLLING DIMENSION: MILLIMETERS
- 2. DIMENSIONS ARE IN MILLIMETERS (INCHES)
- 3. DRAWING NOT TO SCALE
- 4. RECOMMENDED MINIMUM PCB METAL SIZE FOR EXPOSED PAD ATTACHMENT
- \*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.150mm (.006") PER SIDE

## **REVISION HISTORY** (Revision history begins at Rev C)

REV	DATE	DESCRIPTION	PAGE NUMBER
С	01/11	Updated Description section	1
		Changed Operating Junction Temperature Range in Absolute Maximum Ratings and Order Information sections	2
		Remove Lead Based Part Numbers from Order Information	2
		Updated Note 2	4
		Updated Fault Monitoring/Protection section	10
		Updated Equations	22
		Updated Related Parts	30

## TYPICAL APPLICATION

#### 24V Input Voltage to 50V/5A



 $^*I_{OUT(MAX)}$  = 2A AT  $V_{IN}$  = 12V

## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC3786	Low I <sub>Q</sub> Synchronous Boost Controller	$2.5V \le V_{IN} \le 38$ V, $V_{OUT}$ up to 60V, Fixed Operating Frequency 50kHz to 900kHz, MSOP-16E, 3mm $\times$ 3mm QFN-16
LTC3787	2-Phase, Single Output Synchronous Step-Up Controller	$2.5V \le V_{IN} \le 38 \text{V},  V_{OUT}$ up to 60V, 50kHz to 900kHz, SSOP-28, $4mm \times 5mm$ QFN-28
LTC3788/LTC3788-1	2-Phase, Dual Output Synchronous Step-Up Controller	$2.5V \le V_{IN} \le 38V$ , $V_{OUT}$ up to 60V, 50kHz to 900kHz, SSOP-28
LTC3862/LTC3862-1	2-Phase Current Mode Step-Up DC/DC Controller	4V ≤ V <sub>IN</sub> ≤ 36V, 5V or 10V Gate Drive, 75kHz to 500kHz
LTC3813	100V Maximum V <sub>OUT</sub> Synchronous Step-Up DC/DC Controller	No R <sub>SENSE</sub> , Large $1\Omega$ Gate Driver, Adjustable Off-Time, SSOP-28
LTC1871, LTC1871-1, LTC1871-7	Wide Input Range, No R <sub>SENSE</sub> Low Quiescent Current Flyback, Boost and SEPIC Controller	Adjustable Switching Frequency, $2.5V \le V_{\text{IN}} \le 36V$ , Burst Mode Operation at Light Load, MSOP-10
LT3757	Boost, Flyback, SEPIC and Inverting Controller	$2.9V \leq V_{IN} \leq$ 40V, 100kHz to 1MHz Programmable Operation Frequency, 3mm $\times$ 3mm DFN-10 and MSOP-10E
LT3758	Boost, Flyback, SEPIC and Inverting Controller	$5.5V \le V_{IN} \le 100V$ , 100kHz to 1MHz Programmable Operation Frequency, 3mm $\times$ 3mm DFN-10 and MSOP-10E